{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T05:49:20Z","timestamp":1738216160671,"version":"3.34.0"},"publisher-location":"Berlin, Heidelberg","reference-count":24,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540787600"},{"type":"electronic","value":"9783540787617"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-78761-7_23","type":"book-chapter","created":{"date-parts":[[2008,4,2]],"date-time":"2008-04-02T14:24:48Z","timestamp":1207146288000},"page":"224-234","source":"Crossref","is-referenced-by-count":0,"title":["Exploiting MOEA to Automatically Geneate Test Programs for Path-Delay Faults in Microprocessors"],"prefix":"10.1007","author":[{"given":"P.","family":"Bernardi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Christou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Grosso","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. K.","family":"Michael","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"S\u00e1nchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"23_CR1","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1109\/MDT.2004.17","volume":"21","author":"T.M. Mak","year":"2004","unstructured":"Mak, T.M., et al.: New challenges in delay testing of nanometer, multigigahertz designs. IEEE Design & Test of Computers\u00a021(3), 241\u2013248 (2004)","journal-title":"IEEE Design & Test of Computers"},{"issue":"5","key":"23_CR2","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","volume":"6","author":"C.J. Lin","year":"1987","unstructured":"Lin, C.J., Reddy, S.M.: On Delay Fault Testing in Logic Circuits. IEEE Trans. on CAD\u00a06(5), 694\u2013703 (1987)","journal-title":"IEEE Trans. on CAD"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Chakraborty, T.J., et al.: Delay fault models and test generation for random logic sequential circuits. In: ACM\/IEEE Design Automation Conference, pp. 165\u2013172 (1992)","DOI":"10.1109\/DAC.1992.227842"},{"issue":"5","key":"23_CR4","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2003.1232251","volume":"20","author":"K.S. Kim","year":"2003","unstructured":"Kim, K.S., Mitra, S., Ryan, P.G.: Delay defect characteristics and testing strategies. IEEE Design & Test of Computers\u00a020(5), 8\u201316 (2003)","journal-title":"IEEE Design & Test of Computers"},{"key":"23_CR5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","volume-title":"Delay Fault Testing for VLSI circuits","author":"A. Krstic","year":"1998","unstructured":"Krstic, A., Cheng, K.-T.: Delay Fault Testing for VLSI circuits. Kluwer Academic Publishers, Dordrecht (1998)"},{"issue":"12","key":"23_CR6","doi-asserted-by":"crossref","first-page":"1550","DOI":"10.1109\/43.331411","volume":"13","author":"K. Fuchs","year":"1994","unstructured":"Fuchs, K., Pabst, M., Roessel, T.: RESIST: A Recursive Test Pattern Generation Algorithm. IEEE Trans. on CAD\u00a013(12), 1550\u20131561 (1994)","journal-title":"IEEE Trans. on CAD"},{"issue":"8","key":"23_CR7","doi-asserted-by":"crossref","first-page":"907","DOI":"10.1109\/43.856977","volume":"19","author":"P. Tafertshofer","year":"2000","unstructured":"Tafertshofer, P., Ganz, A., Antreich, K.J.: IGRAINE\u2013An Implication GRaph-bAsed engINE for Fast Implication, Justification, and Propagation. IEEE Trans. on CAD\u00a019(8), 907\u2013927 (2000)","journal-title":"IEEE Trans. on CAD"},{"issue":"3","key":"23_CR8","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1109\/12.372035","volume":"44","author":"D. Bhattacharya","year":"1995","unstructured":"Bhattacharya, D., et al.: Test Pattern Generation for Path Delay Faults using Binary Decision Diagrams. IEEE Trans. on Computers\u00a044(3), 434\u2013447 (1995)","journal-title":"IEEE Trans. on Computers"},{"issue":"8","key":"23_CR9","doi-asserted-by":"publisher","first-page":"996","DOI":"10.1109\/TVLSI.2005.853607","volume":"13","author":"M.K. Michael","year":"2005","unstructured":"Michael, M.K., Tragoudas, S.: Functions-based Compact TestPattern Generation for Path Delay Faults. IEEE Trans. on VLSI\u00a013(8), 996\u20131001 (2005)","journal-title":"IEEE Trans. on VLSI"},{"issue":"8","key":"23_CR10","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/TC.1986.1676819","volume":"C-35","author":"R. Bryant","year":"1986","unstructured":"Bryant, R.: Graph-based algorithms for Boolean function manipulation. IEEE Trans. on Computers\u00a0C-35(8), 677\u2013691 (1986)","journal-title":"IEEE Trans. on Computers"},{"key":"23_CR11","unstructured":"Cheng, C.A., Gupta, S.K.: Test generation for path delay faults based on satisfiability. In: IEEE Design Automation Conference (1996)"},{"key":"23_CR12","doi-asserted-by":"crossref","unstructured":"Yang, K., Cheng, K.T., Wang, L.C.: TranGen: A SAT-Based ATPG for Path-Oriented Transition Faults. In: ASP-DAC, pp. 92\u201397 (2004)","DOI":"10.1109\/ASPDAC.2004.1337546"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"Singh, V., Inoue, M., Saluja, K.K., Fujiwara, H.: Instruction-Based Delay Fault Self-Testing of Processor Cores. In: IEEE International Conference on VLSI Design, pp. 933\u2013938 (2004)","DOI":"10.1109\/ICVD.2004.1261051"},{"key":"23_CR14","unstructured":"Lai, W.-C., Krstic, A., Cheng, K.-T.: Test Program Synthesis for Path Delay Faults in Microprocessor Cores. In: IEEE International Test Conference, pp. 1080\u20131089 (2000)"},{"key":"23_CR15","doi-asserted-by":"crossref","unstructured":"Gurumurthy, S., et al.: Automatic Generation of Instructions to Robustly Test Delay Defects in Processors. In: IEEE European Test Symposium, pp. 173\u2013178 (2007)","DOI":"10.1109\/ETS.2007.13"},{"key":"23_CR16","doi-asserted-by":"publisher","first-page":"695","DOI":"10.1109\/TEVC.2005.856207","volume":"9","author":"F. Corno","year":"2005","unstructured":"Corno, F., et al.: Evolving Assembly Programs: How Games Help Microprocessor Validation. IEEE Trans. on Evolutionary Computation\u00a09, 695\u2013706 (2005)","journal-title":"IEEE Trans. on Evolutionary Computation"},{"key":"23_CR17","doi-asserted-by":"crossref","unstructured":"Sanchez, E., Schillaci, M., Sonza Reorda, M., Squillero, G.: An Enhanced Technique for the Automatic Generation of Effective Diagnosis-oriented Test Programs for Processors. In: IEEE Design, Automation and Test in Europe, pp. 1\u20136 (2007)","DOI":"10.1109\/DATE.2007.364451"},{"key":"23_CR18","unstructured":"Schaffer, J.D.: Multiple Objective Optimization with Vector Evaluated Genetic Algorithms. In: Int\u2019l Conf. on Genetic Algorithms and Their Applications, pp. 93\u2013100 (1985)"},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"Bernardi, P., et al.: On the Automatic Generation of Test Programs for Path-Delay Faults in Microprocessor Cores. In: IEEE European Test Symposium, pp. 179\u2013184 (2007)","DOI":"10.1109\/ETS.2007.28"},{"key":"23_CR20","volume-title":"Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits","author":"M.L. Bushnell","year":"2000","unstructured":"Bushnell, M.L., Agrawal, V.D.: Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"23_CR21","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4757-5184-0","volume-title":"Evolutionary Algorithms for Solving Multi-Objective Problems","author":"C.A. CoelloCoello","year":"2002","unstructured":"CoelloCoello, C.A., Van Veldhuizenand, D.A., Lamont, G.B.: Evolutionary Algorithms for Solving Multi-Objective Problems. Kluwer Academic Publishers, Dordrecht (2002)"},{"issue":"5","key":"23_CR22","doi-asserted-by":"publisher","first-page":"477","DOI":"10.1109\/TEVC.2005.861417","volume":"10","author":"S. Huband","year":"2006","unstructured":"Huband, S., et al.: A Review of Multiobjective Test Problems and a Scalable Test Problem Toolkit. IEEE Trans. on Evolutionary Computation\u00a010(5), 477\u2013506 (2006)","journal-title":"IEEE Trans. on Evolutionary Computation"},{"issue":"1","key":"23_CR23","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1109\/TCAD.2004.839488","volume":"24","author":"S. Padmanaban","year":"2005","unstructured":"Padmanaban, S., Tragoudas, S.: Efficient Identification of (Critical) Testable Path Delay Faults Using Decisions Diagrams. IEEE Trans. on CAD\u00a024(1), 77\u201387 (2005)","journal-title":"IEEE Trans. on CAD"},{"key":"23_CR24","unstructured":"MicroGP++, http:\/\/ugp3.sourceforge.net"}],"container-title":["Lecture Notes in Computer Science","Applications of Evolutionary Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-78761-7_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,29]],"date-time":"2025-01-29T11:40:19Z","timestamp":1738150819000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-78761-7_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540787600","9783540787617"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-78761-7_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}