{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T16:49:37Z","timestamp":1783183777515,"version":"3.54.6"},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540850526","type":"print"},{"value":"9783540850533","type":"electronic"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-85053-3_11","type":"book-chapter","created":{"date-parts":[[2008,8,5]],"date-time":"2008-08-05T13:42:12Z","timestamp":1217943732000},"page":"164-180","source":"Crossref","is-referenced-by-count":51,"title":["Fast Digital TRNG Based on Metastable Ring Oscillator"],"prefix":"10.1007","author":[{"given":"Ihor","family":"Vasyltsov","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eduard","family":"Hambardzumyan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Young-Sik","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bohdan","family":"Karpinskyy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"Killmann, W., Schindler, W.: AIS 31: Functionality Classes and Evaluation Methodology for True (Physical) Random Number Generators, version 3.1, Bundesamt f\u00fcr Sicherheit in der Informationstechnik (BSI), Bonn (2001)"},{"key":"11_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"431","DOI":"10.1007\/3-540-36400-5_31","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"W. Schindler","year":"2003","unstructured":"Schindler, W., Killmann, W.: Evaluation Criteria for True (Physical) Random Number Generators Used in Cryptographic Applications. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 431\u2013449. Springer, Heidelberg (2003)"},{"key":"11_CR3","unstructured":"FIPS PUB 140-1: Security requirements for cryptographic modules (1994)"},{"key":"11_CR4","unstructured":"FIPS PUB 140-2: Security requirements for cryptographic modules (2001)"},{"key":"11_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/3-540-39568-7_18","volume-title":"Advances in Cryptology","author":"R. Fairfield","year":"1985","unstructured":"Fairfield, R., Mortenson, R., Coulthart, K.: An LSI random number generator (RNG). In: Blakely, G.R., Chaum, D. (eds.) CRYPTO 1984. LNCS, vol.\u00a0196, pp. 203\u2013230. Springer, Heidelberg (1985)"},{"key":"11_CR6","unstructured":"Jun, B., Kocher, P.: The Intel random number generator, White paper for Intel Corporation, Cryptography Research Inc. (April 1999), \n                    \n                      http:\/\/www.cryptography.com\/resources\/whitepapers\/IntelRNG.pdf"},{"issue":"6","key":"11_CR7","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/40.977755","volume":"21","author":"E. Trichina","year":"2001","unstructured":"Trichina, E., Bucci, M., De Seta, D., Luzzi, R.: Supplemental Cryptographic Hardware for Smart Cards. IEEE Micro.\u00a021(6), 26\u201335 (2001)","journal-title":"IEEE Micro."},{"issue":"1","key":"11_CR8","doi-asserted-by":"publisher","first-page":"109","DOI":"10.1109\/TC.2007.250627","volume":"56","author":"B. Sunar","year":"2007","unstructured":"Sunar, B., Martin, W., Stinson, D.: A provably secure true random number generator with built-in tolerance to active attacks. IEEE Trans. Computers\u00a056(1), 109\u2013119 (2007)","journal-title":"IEEE Trans. Computers"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Schellekens, D., Preneel, B., Verbauwhede, I.: FPGA vendor agnostic true random number generator. In: 16th Int. Conf. Field Programmable Logic and Applications - FPL 2006, pp. 1\u20136 (2006)","DOI":"10.1109\/FPL.2006.311206"},{"key":"11_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"319","DOI":"10.1007\/978-3-540-45238-6_26","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"P. Chodowiec","year":"2003","unstructured":"Chodowiec, P., Gaj, K.: Very Compact FPGA Implementation of the AES Algorithm. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 319\u2013333. Springer, Heidelberg (2003)"},{"key":"11_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1007\/978-3-540-74735-2_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"M. Dichtl","year":"2007","unstructured":"Dichtl, M., Goli\u0107, J.: High-Speed True Random Number Generation with Logic Gates Only. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol.\u00a04727, pp. 45\u201362. Springer, Heidelberg (2007)"},{"key":"11_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"268","DOI":"10.1007\/978-3-540-28632-5_20","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"H. Bock","year":"2004","unstructured":"Bock, H., Bucci, M., Luzzi, R.: Offset-compensated oscillator-based random bit source for security applications. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol.\u00a03156, pp. 268\u2013281. Springer, Heidelberg (2004)"},{"key":"11_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"415","DOI":"10.1007\/3-540-36400-5_30","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"V. Fischer","year":"2003","unstructured":"Fischer, V., Drutarovsky, M.: True Random Number Generator Embedded in Reconfigurable Hardware. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 415\u2013430. Springer, Heidelberg (2003)"},{"key":"11_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"152","DOI":"10.1007\/978-3-540-45238-6_13","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"M. Epstein","year":"2003","unstructured":"Epstein, M., Hars, L., Krasinski, R., Rosner, M., Zheng, H.: Design and implementation of a true random number generator based on digital circuits artifacts. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 152\u2013165. Springer, Heidelberg (2003)"},{"key":"11_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"450","DOI":"10.1007\/3-540-36400-5_32","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"T. Tkacik","year":"2003","unstructured":"Tkacik, T.: A hardware random number generator. In: Kaliski Jr., B.S., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2002. LNCS, vol.\u00a02523, pp. 450\u2013453. Springer, Heidelberg (2003)"},{"key":"11_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"181","DOI":"10.1007\/978-3-540-45238-6_15","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2003","author":"M. Dichtl","year":"2003","unstructured":"Dichtl, M.: How to predict the output of a hardware random number generator. In: Walter, C.D., Ko\u00e7, \u00c7.K., Paar, C. (eds.) CHES 2003. LNCS, vol.\u00a02779, pp. 181\u2013188. Springer, Heidelberg (2003)"},{"issue":"10","key":"11_CR17","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/TC.2006.164","volume":"55","author":"J.D.. Goli\u0107","year":"2006","unstructured":"Goli\u0107, J.D.: New methods for digital generation and postprocessing of random data. IEEE Trans. Computers\u00a055(10), 1217\u20131229 (2006)","journal-title":"IEEE Trans. Computers"},{"issue":"1","key":"11_CR18","doi-asserted-by":"publisher","first-page":"146","DOI":"10.1109\/4.16314","volume":"24","author":"J. Horstmann","year":"1989","unstructured":"Horstmann, J., Eichel, H., Coates, R.: Metastability behavior of CMOS ASIC flip-flops in theory and test. IEEE J. Solid-State Circuits\u00a024(1), 146\u2013157 (1989)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"11_CR19","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/JSSC.1987.1052671","volume":"22","author":"T. Kacprzak","year":"1987","unstructured":"Kacprzak, T., Albicki, A.: Analysis of metastable operation in RS CMOS flip-flops. IEEE J. Solid-State Circuits\u00a022(1), 57\u201364 (1987)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"11_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1007\/11545262_11","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2005","author":"M. Bucci","year":"2005","unstructured":"Bucci, M., Luzzi, R.: Design of testable random bit generators. In: Rao, J.R., Sunar, B. (eds.) CHES 2005. LNCS, vol.\u00a03659, pp. 147\u2013156. Springer, Heidelberg (2005)"},{"key":"11_CR21","unstructured":"Neumann, J.: Various techniques for use in connection with random digits. In: Von Neumann\u2019s Collected Works, vol.\u00a05, pp. 768\u2013770. Pergamon (1963)"},{"issue":"3","key":"11_CR22","doi-asserted-by":"publisher","first-page":"590","DOI":"10.1214\/aos\/1176348543","volume":"20","author":"Y. Peres","year":"1992","unstructured":"Peres, Y.: Iterating von Neumann\u2019s Procedure For Extracting Random Bits. The Annals of Statistics\u00a020(3), 590\u2013597 (1992)","journal-title":"The Annals of Statistics"},{"issue":"3","key":"11_CR23","doi-asserted-by":"publisher","first-page":"911","DOI":"10.1109\/18.841170","volume":"46","author":"A. Juels","year":"2000","unstructured":"Juels, A., Jakobsson, M., Shriver, E., Hillyer, B.: How to turn loaded dice into fair coins. IEEE Trans. Inf. Theory\u00a046(3), 911\u2013921 (2000)","journal-title":"IEEE Trans. Inf. Theory"}],"container-title":["Lecture Notes in Computer Science","Cryptographic Hardware and Embedded Systems \u2013 CHES 2008"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85053-3_11.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T11:38:19Z","timestamp":1619523499000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85053-3_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540850526","9783540850533"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85053-3_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[]}}