{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:03:05Z","timestamp":1725516185749},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540852605"},{"type":"electronic","value":"9783540852612"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-85261-2_18","type":"book-chapter","created":{"date-parts":[[2008,8,12]],"date-time":"2008-08-12T07:20:24Z","timestamp":1218525624000},"page":"261-275","source":"Crossref","is-referenced-by-count":0,"title":["Critical Block Scheduling: A Thread-Level Parallelizing Mechanism for a Heterogeneous Chip Multiprocessor Architecture"],"prefix":"10.1007","author":[{"given":"Slo-Li","family":"Chu","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Agrawal, K., He, Y., Hsu, W.-J., Leiserson, C.: Shared Memory Parallelism: Adaptive Scheduling with Parallelism Feedback. In: Proceedings of the Eleventh ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (2006)","DOI":"10.1145\/1122971.1122988"},{"key":"18_CR2","unstructured":"Armstrong, R., Hensgen, D., Kidd, T.: The Relative Performance of Various, Mapping Algorithms is Independent of Sizable Variances in Run-Time Predictions. In: Proceedings of 7th IEEE Heterogeneous Computing Workshop, March, pp. 79\u201387 (1998)"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Arora, N., Blumofe, R., Plaxton, C.: Thread Scheduling for Multiprogrammed Multiprocessors. In: Proceedings of the Tenth Annual ACM Symposium on Parallel Algorithms and Architectures (January 1998)","DOI":"10.1145\/277651.277678"},{"key":"18_CR4","unstructured":"Blume, W., Eigenmann, R., Faigin, K., Grout, J., Hoeflinger, J., Padua, D., Petersen, P., Pottenger, B., Rauchwerger, L., Tu, P., Weatherford, S.: Effective Automatic Parallelization with Polaris. International Journal of Parallel Programming (May 1995)"},{"key":"18_CR5","unstructured":"Chu, S.L.: PSS: a Novel Statement Scheduling Mechanism for a High-performance SoC Architecture. In: Proceedings of Tenth International Conference on Parallel and Distributed Systems, July, pp. 690\u2013697 (2004)"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Cintra, M., Torrellas, J.: Eliminating Squashes Through Learning Cross-Thread Violations in Speculative Parallelization for Multiprocessors. In: Proceedings of 2002 Eighth International Symposium on High-Performance Computer Architecture, February, pp. 43\u201354 (2002)","DOI":"10.1109\/HPCA.2002.995697"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Crisp, R.: Direct Rambus Technology: the New Main Memory Standard. In: Proceedings of IEEE Micro, November, pp. 18\u201328 (1997)","DOI":"10.1109\/40.641593"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Hall, M., Anderson, J., Amarasinghe, S., Murphy, B., Liao, S., Bugnion, E., Lam, M.: Maximizing Multiprocessor Performance with the SUIF Compiler. IEEE Computer (December 1996)","DOI":"10.1109\/2.546613"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Hall, M., Kogge, P., Koller, J., Diniz, P., Chame, J., Draper, J., LaCoss, J., Granacki, J., Brockman, J., Srivastava, A., Athas, W., Freeh, V., Shin, J., Park, J.: Mapping Irregular Applications to DIVA, a PIM-Based Data-Intensive Architecture. In: Proceedings of 1999 Conference on Supercomputing (January 1999)","DOI":"10.1145\/331532.331589"},{"key":"18_CR10","unstructured":"Judd, D., Yelick, K.: Exploiting On-Chip Memory Bandwidth in the VIRAM Compiler. In: Proceedings of 2nd Workshop on Intelligent Memory Systems, Cambridge, MA (November 12, 2000)"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Kang, Y., Huang, W., Yoo, S., Keen, D., Ge, Z., Lam, V., Pattnaik, P., Torrellas, J.: FlexRAM: Toward an Advanced Intelligent Memory System. In: Proceedings of International Conference on Computer Design (ICCD), Austin, Texas (October 1999)","DOI":"10.1109\/ICCD.1999.808425"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Landis, D., Roth, L., Hulina, P., Coraor, L., Deno, S.: Evaluation of Computing in Memory Architectures for Digital Image Processing Applications. In: Proceedings of International Conference on Computer Design, pp. 146\u2013151 (1999)","DOI":"10.1109\/ICCD.1999.808419"},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Llosa, J., Gonzalez, A., Ayguade, E., Valero, M.: Swing Module Scheduling: a Lifetime-Sensitive Approach. In: Proceedings of the 1996 Conference on Parallel Architectures and Compilation Techniques, pp. 80\u201386 (October 1996)","DOI":"10.1109\/PACT.1996.554030"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Oskin, M., Chong, F.T., Sherwood, T.: Active Page: A Computation Model for Intelligent Memory. Computer Architecture. In: Proceedings of the 25th Annual International Symposium on Computer Architecture, pp. 192\u2013203 (1998)","DOI":"10.1109\/ISCA.1998.694774"},{"key":"18_CR15","doi-asserted-by":"crossref","unstructured":"Patterson, D., Anderson, T., Cardwell, N., Fromm, R., Keeton, K., Kozyrakis, C., Tomas, R., Yelick, K.: A Case for Intelligent DRAM. IEEE Micro, 33\u201344 (March\/April 1997)","DOI":"10.1109\/40.592312"},{"key":"18_CR16","volume-title":"Numerical Recipes in Fortran 77","author":"W.H. Press","year":"1992","unstructured":"Press, W.H., Teukolsky, S.A., Vetterling, W.T., Flannery, B.P.: Numerical Recipes in Fortran 77. Cambridge University Press, Cambridge (1992)"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Snip, A.K., Elliott, D.G., Margala, M., Durdle, N.G.: Using Computational RAM for Volume Rendering. In: Proceedings of 13th Annual IEEE International Conference on ASIC\/SOC, pp. 253\u2013257 (2000)","DOI":"10.1109\/ASIC.2000.880711"},{"key":"18_CR18","unstructured":"Swanson, S., Michelson, K., Schwerin, A., Oskin, M.: WaveScalar. MICRO-36 (December 2003)"},{"key":"18_CR19","doi-asserted-by":"crossref","unstructured":"Veenstra, J., Fowler, R.: MINT: A Front End for Efficient Simulation of Shared-Memory Multiprocessors. In: Proceedings of MAS-COTS 1994, January, pp. 201\u2013207 (1994)","DOI":"10.1109\/MASCOT.1994.284422"},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"Wang, K.Y.: Precise Compile-Time Performance Prediction for Superscalar-Based Computers. In: Proceedings of ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation, pp. 73\u201384 (1994)","DOI":"10.1145\/178243.178250"},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"Zhou, Y., Wang, L., Clark, D., Li, K.: Thread Scheduling for Out-of-Core Applications with Memory Server on Multicomputers. In: Proceedings of the Sixth Workshop on I\/O in Parallel and Distributed Systems (May 1999)","DOI":"10.1145\/301816.301833"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85261-2_18.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T02:23:43Z","timestamp":1606184623000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85261-2_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540852605","9783540852612"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85261-2_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}