{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:03:09Z","timestamp":1725516189805},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540852605"},{"type":"electronic","value":"9783540852612"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-85261-2_2","type":"book-chapter","created":{"date-parts":[[2008,8,12]],"date-time":"2008-08-12T03:20:24Z","timestamp":1218511224000},"page":"16-31","source":"Crossref","is-referenced-by-count":2,"title":["Techniques for Efficient Software Checking"],"prefix":"10.1007","author":[{"given":"Jing","family":"Yu","sequence":"first","affiliation":[]},{"given":"Mar\u00eda Jes\u00fas","family":"Garzar\u00e1n","sequence":"additional","affiliation":[]},{"given":"Marc","family":"Snir","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"2_CR1","doi-asserted-by":"crossref","unstructured":"Constantinescu, C.: Impact of Deep Submicron Technology on Dependability of VLSI Circuits. In: Proc. of the International Conf. on Dependable Systems and Networks, pp. 205\u2013209 (2002)","DOI":"10.1109\/DSN.2002.1028901"},{"issue":"9","key":"2_CR2","doi-asserted-by":"publisher","first-page":"1536","DOI":"10.1109\/JSSC.2004.831449","volume":"39","author":"P. Hazucha","year":"2004","unstructured":"Hazucha, P., Karnik, T., Walstra, S., Bloechel, B., Tschanz, J.W., Maiz, J., Soumyanath, K., Dermer, G., Narendra, S., De, V., Borkar, S.: Measurements and Analysis of SER-tolerant Latch in a 90-nm dual-V\/sub T\/ CMOS Process. IEEE Journal of Solid-State Circuits\u00a039(9), 1536\u20131543 (2004)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"2_CR3","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1109\/TDSC.2004.14","volume":"1","author":"T. Karnik","year":"2004","unstructured":"Karnik, T., Hazucha, P.: Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes. IEEE Transactions on Dependable and Secure Computing\u00a01(2), 128\u2013143 (2004)","journal-title":"IEEE Transactions on Dependable and Secure Computing"},{"key":"2_CR4","doi-asserted-by":"crossref","unstructured":"Shivakumar, P., Kistler, M., Keckler, S., Burger, D., Alvisi, L.: Modeling the Effect of Technology Trends on the Soft Error Rate of Combinational Logic. In: Proc. of the International Conf. on Dependable Systems and Networks, pp. 289\u2013398 (2002)","DOI":"10.1109\/DSN.2002.1028924"},{"issue":"2","key":"2_CR5","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/40.755464","volume":"19","author":"T. Slegel","year":"1999","unstructured":"Slegel, T., Averill, R., Check, M., Giamei, B., Krumm, B., Krygowski, C., Li, W., Liptay, J., MacDougall, J., McPherson, T., Navarro, J., Schwarz, E., Shum, K., Webb, C.: IBM\u2019s S\/390 G5 Microprocessor Design. IEEE Micro\u00a019(2), 12\u201323 (1999)","journal-title":"IEEE Micro"},{"key":"2_CR6","doi-asserted-by":"publisher","first-page":"245","DOI":"10.1145\/800175.809886","volume-title":"ACM 1981: Proceedings of the ACM 1981 conference","author":"D. McEvoy","year":"1981","unstructured":"McEvoy, D.: The architecture of tandem\u2019s nonstop system. In: ACM 1981: Proceedings of the ACM 1981 conference, p. 245. ACM Press, New York (1981)"},{"key":"2_CR7","doi-asserted-by":"crossref","unstructured":"Yeh, Y.: Triple-triple Redundant 777 Primary Flight Computer. In: Proc. of the IEEE Aerospace Applications Conference, pp. 293\u2013307 (1996)","DOI":"10.1109\/AERO.1996.495891"},{"key":"2_CR8","doi-asserted-by":"crossref","unstructured":"Mukherjee, S., Emer, J., Fossum, T., Reinhardt, S.: Cache Scrubbing in Microprocessors: Myth or Necessity? In: Proc. of the Pacific RIM International Symposium on Dependable Computing, pp. 37\u201342 (2004)","DOI":"10.1109\/PRDC.2004.1276550"},{"key":"2_CR9","doi-asserted-by":"crossref","unstructured":"Prvulovic, M., Zhang, Z., Torrellas, J.: ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors. In: Proc. of the International Symposium on Computer Architecture (ISCA) (2002)","DOI":"10.1145\/545214.545228"},{"key":"2_CR10","doi-asserted-by":"crossref","unstructured":"Sorin, D., Martin, M., Hill, M., Wood, D.: SafetyNet: Improving the Availability of Shared Memory Multiprocessors with Global Checkpoint\/Recovery. In: Proc. of the International Symposium on Computer Architecture (ISCA) (2002)","DOI":"10.1145\/545214.545229"},{"key":"2_CR11","doi-asserted-by":"crossref","unstructured":"Wang, N.J., Patel, S.J.: ReStore: Symptom Based Soft Error Detection in Microprocessors. In: Proc. of the International Conference on Dependable Systems and Network (DSN), pp. 30\u201339 (2005)","DOI":"10.1109\/DSN.2005.82"},{"issue":"2","key":"2_CR12","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.34","volume":"25","author":"C. McNairy","year":"2005","unstructured":"McNairy, C., Bhatia, R.: Montecito: A Dual-core, Dual-thread Itanium Processor. IEEE Micro\u00a025(2), 10\u201320 (2005)","journal-title":"IEEE Micro"},{"issue":"2","key":"2_CR13","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2005.35","volume":"25","author":"P. Kongetira","year":"2005","unstructured":"Kongetira, P., Aingaran, K., Olukotun, K.: Niagara: A 32-way multithreaded sparc processor. IEEE Micro\u00a025(2), 21\u201329 (2005)","journal-title":"IEEE Micro"},{"issue":"2","key":"2_CR14","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1109\/MM.2002.997876","volume":"22","author":"D. Bossen","year":"2002","unstructured":"Bossen, D., Tendler, J., Reick, K.: Power4 system design for high reliability. IEEE Micro\u00a022(2), 16\u201324 (2002)","journal-title":"IEEE Micro"},{"key":"2_CR15","series-title":"Lecture Notes in Computer Science","volume-title":"Languages and Compilers for High Performance Computing","author":"C. Lattner","year":"2005","unstructured":"Lattner, C., Adve, V.: The LLVM Compiler Framework and Infrastructure Tutorial. In: Eigenmann, R., Li, Z., Midkiff, S.P. (eds.) LCPC 2004. LNCS, vol.\u00a03602. Springer, Heidelberg (2005)"},{"key":"2_CR16","doi-asserted-by":"crossref","unstructured":"Reis, G.A., Chang, J., Vachharajani, N., Rangan, R., August, D.I.: SWIFT: Software Implemented Fault Tolerance. In: Proc. of the International Symposium on Code Generation and Optimization (CGO) (2005)","DOI":"10.1109\/CGO.2005.34"},{"key":"2_CR17","first-page":"99","volume-title":"Proc. of International Symposium on Computer Architecture","author":"S.S. Mukherjee","year":"2002","unstructured":"Mukherjee, S.S., Kontz, M., Reinhardt, S.K.: Detailed Design and Evaluation of Redundant Multithreading Alternatives. In: Proc. of International Symposium on Computer Architecture, Washington, DC, USA, pp. 99\u2013110. IEEE Computer Society, Los Alamitos (2002)"},{"key":"2_CR18","first-page":"25","volume-title":"Proc. of International Symposium on Computer Architecture","author":"S.K. Reinhardt","year":"2000","unstructured":"Reinhardt, S.K., Mukherjee, S.S.: Transient Fault Detection via Simultaneous Multithreading. In: Proc. of International Symposium on Computer Architecture, pp. 25\u201336. ACM Press, New York (2000)"},{"key":"2_CR19","doi-asserted-by":"crossref","unstructured":"Wang, N., Fertig, M., Patel, S.: Y-Branches: When You Come to a Fork in the Road, Take It. In: Proc. of the International Conference on Parallel Architectures and Compilation Techniques (PACT) (2003)","DOI":"10.1109\/PACT.2003.1238002"},{"key":"2_CR20","unstructured":"Chang, J., Reis, G.A., Vachharajani, N., Rangan, R., August, D.: Non-uniform fault tolerance. In: Proceedings of the 2nd Workshop on Architectural Reliability (WAR) (2006)"},{"key":"2_CR21","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/FTCS.1997.614076","volume-title":"FTCS 1997: Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS 1997)","author":"J. Gaisler","year":"1997","unstructured":"Gaisler, J.: Evaluation of a 32-bit microprocessor with built-in concurrent error detection. In: FTCS 1997: Proceedings of the 27th International Symposium on Fault-Tolerant Computing (FTCS 1997), Washington, DC, USA, p. 42. IEEE Computer Society, Los Alamitos (1997)"},{"key":"2_CR22","unstructured":"Montesinos, P., Liu, W., Torrellas, J.: Shield: Cost-Effective Soft-Error Protection for Register Files. In: Third IBM TJ Watson Conference on Interaction between Architecture, Circuits and Compilers (PAC 2006) (2006)"},{"key":"2_CR23","first-page":"281","volume-title":"DSN 2006: Proceedings of the International Conference on Dependable Systems and Networks (DSN 2006)","author":"J. Hu","year":"2006","unstructured":"Hu, J., Wang, S., Ziavras, S.G.: In-register duplication: Exploiting narrow-width value for improving register file reliability. In: DSN 2006: Proceedings of the International Conference on Dependable Systems and Networks (DSN 2006), Washington, DC, USA, pp. 281\u2013290. IEEE Computer Society, Los Alamitos (2006)"},{"key":"2_CR24","doi-asserted-by":"crossref","unstructured":"Reis, G.A., Chang, J., Vachharajani, N., Rangan, R., August, D.I., Mukherjee, S.S.: Design and Evaluation of Hybrid Fault-Detection Systems. In: Proc. of the International International Symposium on Computer Architecture (ISCA) (2005)","DOI":"10.1109\/ISCA.2005.21"},{"key":"2_CR25","unstructured":"Reis, G.A., Chang, J., August, D.I., Cohn, R., Mukherjee, S.S.: Configurable Transient Fault Detection via Dynamic Binary Translation. In: Proceedings of the 2nd Workshop on Architectural Reliability (WAR) (2006)"},{"key":"2_CR26","doi-asserted-by":"crossref","unstructured":"Luk, C., Cohn, R., Muth, R., Patil, H., Klauser, A., Lowney, G., Wallace, S., Reddi, V.J., Hazelwood, K.: Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation. In: Proc. of the Intenational Conference on Programming Language Design and Implementation (PLDI) (2005)","DOI":"10.1145\/1065010.1065034"},{"key":"2_CR27","first-page":"29","volume-title":"MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture","author":"S.S. Mukherjee","year":"2003","unstructured":"Mukherjee, S.S., Weaver, C., Emer, J., Reinhardt, S.K., Austin, T.: A Systematic Methodology to Compute the Architectural Vulnerability Factors for a High-Performance Microprocessor. In: MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, Washington, DC, USA, p. 29. IEEE Computer Society, Los Alamitos (2003)"},{"key":"2_CR28","unstructured":"Oh, N., McCluskey, E.J.: Low Energy Error Detection Technique Using Procedure Call Duplication. In: Proc. of the International Conference on Dependable Systems and Network (DSN) (2001)"},{"issue":"4","key":"2_CR29","doi-asserted-by":"publisher","first-page":"366","DOI":"10.1145\/1113841.1113843","volume":"2","author":"G.A. Reis","year":"2005","unstructured":"Reis, G.A., Chang, J., Vachharajani, N., Rangan, R., August, D.I., Mukherjee, S.S.: Software-controlled fault tolerance. ACM Trans. Archit. Code Optim.\u00a02(4), 366\u2013396 (2005)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"2_CR30","doi-asserted-by":"crossref","unstructured":"Rebaudengo, M., Reorda, M.S., Violante, M., Torchiano, M.: A Source-to-Source Compiler for Generating Dependable Software. In: IEEE International Workshop on Source Code Analysis and Manipulation (SCAM), pp. 35\u201344 (2001)","DOI":"10.1109\/SCAM.2001.972664"},{"issue":"1","key":"2_CR31","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/24.994913","volume":"51","author":"N. Oh","year":"2002","unstructured":"Oh, N., Shirvani, P., McCluskey, E.J.: Error Detection by Duplicated Instructions in Super-scalar Processors. IEEE Transactions on Reliability\u00a051(1), 63\u201375 (2002)","journal-title":"IEEE Transactions on Reliability"},{"key":"2_CR32","doi-asserted-by":"publisher","first-page":"83","DOI":"10.1109\/DSN.2006.15","volume-title":"DSN 2006: Proceedings of the International Conference on Dependable Systems and Networks (DSN 2006)","author":"J. Chang","year":"2006","unstructured":"Chang, J., Reis, G.A., August, D.I.: Automatic Instruction-Level Software-Only Recovery. In: DSN 2006: Proceedings of the International Conference on Dependable Systems and Networks (DSN 2006), Washington, DC, USA, pp. 83\u201392. IEEE Computer Society, Los Alamitos (2006)"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85261-2_2.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T07:32:21Z","timestamp":1619508741000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85261-2_2"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540852605","9783540852612"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85261-2_2","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}