{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T18:29:00Z","timestamp":1743100140760,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540854500"},{"type":"electronic","value":"9783540854517"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-85451-7_35","type":"book-chapter","created":{"date-parts":[[2008,8,19]],"date-time":"2008-08-19T13:15:29Z","timestamp":1219151729000},"page":"317-326","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Reducing the Number of Bits in the BTB to Attack the Branch Predictor Hot-Spot"],"prefix":"10.1007","author":[{"given":"N.","family":"Tom\u00e1s","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Sahuquillo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Petit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"L\u00f3pez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"4","key":"35_CR1","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S. Borkar","year":"1999","unstructured":"Borkar, S.: Design challenges of technology scaling. IEEE Micro.\u00a019(4), 23\u201329 (1999)","journal-title":"IEEE Micro."},{"key":"35_CR2","unstructured":"SIA. International Technology Roadmap for Semiconductors (1999)"},{"issue":"1","key":"35_CR3","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1109\/JSSC.2006.885064","volume":"42","author":"H.F. Hamann","year":"2007","unstructured":"Hamann, H.F., Weger, A., Lacey, J.A., Hu, Z., Bose, P., Cohen, E., Wakil, J.: Hotspot-limited microprocessors: Direct temperature and power distribution measurements. IEEE Journal of Solid-State Circuits\u00a042(1), 56\u201365 (2007)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"11","key":"35_CR4","doi-asserted-by":"publisher","first-page":"1610","DOI":"10.1109\/5.964441","volume":"89","author":"M. Evers","year":"2001","unstructured":"Evers, M., Yeh, T.Y.: Understanding branches and designing branch predictors for high-performance microprocessors. Proceedings of the IEEE\u00a089(11), 1610\u20131620 (2001)","journal-title":"Proceedings of the IEEE"},{"key":"35_CR5","first-page":"4","volume":"0","author":"C.C. Lee","year":"1997","unstructured":"Lee, C.C., Chen, I.C., Mudge, T.: The bi-mode branch predictor. Micro\u00a00, 4 (1997)","journal-title":"Micro"},{"key":"35_CR6","doi-asserted-by":"crossref","unstructured":"Sprangle, E., Chappell, R., Alsup, M., Patt, Y.: The agree predictor: A mechanism for reducing negative branch history interference. In: The 24th Annual International Symposium on Computer Architecture, 1997. Conference Proceedings, 2-4 Jun 1997, pp. 284\u2013291 (1997)","DOI":"10.1145\/384286.264210"},{"key":"35_CR7","first-page":"197","volume":"00","author":"D.A. Jimenez","year":"2001","unstructured":"Jimenez, D.A., Lin, C.: Dynamic branch prediction with perceptrons. Hpca\u00a000, 0197 (2001)","journal-title":"Hpca"},{"key":"35_CR8","first-page":"69","volume":"0","author":"A. Eden","year":"1998","unstructured":"Eden, A., Mudge, T.: The yags branch prediction scheme. Micro\u00a00, 69 (1998)","journal-title":"Micro"},{"key":"35_CR9","first-page":"17","volume-title":"HPCA 2002: Proceedings of the 8th International Symposium on High-Performance Computer Architecture","author":"K. Skadron","year":"2002","unstructured":"Skadron, K., Abdelzaher, T., Stan, M.R.: Control-theoretic techniques and thermal-rc modeling for accurate and localized dynamic thermal management. In: HPCA 2002: Proceedings of the 8th International Symposium on High-Performance Computer Architecture, Washington, DC, USA, p. 17. IEEE Computer Society, Los Alamitos (2002)"},{"key":"35_CR10","doi-asserted-by":"crossref","unstructured":"Petrov, P., Orailoglu, A.: Low power branch target buffer for application-specific embedded processors. In: Proc. of Euromicro Symposium on Digital System Design, pp. 158\u2013165 (2003)","DOI":"10.1109\/DSD.2003.1231918"},{"key":"35_CR11","doi-asserted-by":"crossref","unstructured":"Deris, K.J., Baniasadi, A.: Branchless cycle prediction for embedded processors. In: Proceedings of the 2006 ACM symposium on applied computing (2006)","DOI":"10.1145\/1141277.1141492"},{"key":"35_CR12","doi-asserted-by":"crossref","unstructured":"Palermo, G., Sam, M., Silvan, C., Zaccari, V., Zafalo, R.: Branch prediction techniques for low-power vliw processors. In: Proceedings of the 13th ACM Great Lakes symposium on VLSI (2003)","DOI":"10.1145\/764808.764866"},{"key":"35_CR13","doi-asserted-by":"crossref","unstructured":"Chaver, D., Pinuel, L., Prieto, M., Tirado, F., Huang, M.C.: Branch prediction on demand: an energy efficient solution. In: ISPLED 2003 (2003)","DOI":"10.1145\/871506.871603"},{"key":"35_CR14","unstructured":"Hu, Z., Juang, P., Skadron, K., Clark, D., Martonosi, M.: Applying decay strategies to branch predictors for leakage energy saving. In: Proceedings of IEEE International Conferences on Computers and Processors (2002)"},{"key":"35_CR15","doi-asserted-by":"crossref","unstructured":"Ubal, R., Sahuquillo, J., Petit, S., L\u00f3pez, P.: Multi2Sim: A Simulation Framework to Evaluate Multicore-Multithreaded Processors. In: Proc. of the 19th International Symposium on Computer Architecture and High Performance Computing (October 2007)","DOI":"10.1109\/SBAC-PAD.2007.17"},{"key":"35_CR16","unstructured":": Standard Performance Evaluation Corporation (2000), \n                    \n                      http:\/\/www.spec.org\/cpu"},{"key":"35_CR17","unstructured":"Tarjan, D., Thoziyoor, S., Jouppi, N.P.: Cacti 4.0. Hewlett-Packard Development Company, L.P. Technical Report (June 2006)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2008 \u2013 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85451-7_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T13:18:39Z","timestamp":1589894319000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85451-7_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540854500","9783540854517"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85451-7_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}