{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:51:11Z","timestamp":1742914271100,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":30,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540854500"},{"type":"electronic","value":"9783540854517"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-85451-7_36","type":"book-chapter","created":{"date-parts":[[2008,8,19]],"date-time":"2008-08-19T13:15:29Z","timestamp":1219151729000},"page":"327-336","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Low-Cost Adaptive Data Prefetching"],"prefix":"10.1007","author":[{"given":"Luis M.","family":"Ramos","sequence":"first","affiliation":[]},{"given":"Jos\u00e9 Luis","family":"Briz","sequence":"additional","affiliation":[]},{"given":"Pablo E.","family":"Ib\u00e1\u00f1ez","sequence":"additional","affiliation":[]},{"given":"V\u00edctor","family":"Vi\u00f1als","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"36_CR1","doi-asserted-by":"crossref","unstructured":"Baer, J.L., Chen, T.F.: An Effective On-chip Preloading Scheme to Reduce Data Access Penalty. In: ICS, pp. 176\u2013186 (1991)","DOI":"10.1145\/125826.125932"},{"key":"36_CR2","unstructured":"Burger, D., Austin, T.: The SimpleScalar Toolset, v. 3.0, www.simplescalar.org"},{"key":"36_CR3","unstructured":"Burger, D., et al.: Filtering Superfluous Prefetches Using Density Vectors. In: ICCD, p. 124 (2001)"},{"key":"36_CR4","unstructured":"Charney, M.J., Reeves, A.P.: Generalized correlation-based hardware prefetching. TR EECEG-95-1, School of Electrical Engineering, Cornell Univ. (February 1995)"},{"key":"36_CR5","doi-asserted-by":"crossref","unstructured":"Cooksey, R., et al.: A Stateless, Content-Directed Data Prefetching Mechanism. In: ASPLOS-X, S. Jose, CA, pp. 279\u2013290 (October 2002)","DOI":"10.1145\/605432.605427"},{"key":"36_CR6","first-page":"156","volume-title":"ICPP","author":"F. Dahlgren","year":"1993","unstructured":"Dahlgren, F., et al.: Fixed and Adaptive Sequential Prefetching in Shared-Memory Multiprocessors. In: ICPP, pp. 156\u2013163. CRC Press, Boca Raton (1993)"},{"issue":"4","key":"36_CR7","doi-asserted-by":"publisher","first-page":"385","DOI":"10.1109\/71.494633","volume":"7","author":"F. Dahlgren","year":"1996","unstructured":"Dahlgren, F., Stenstr\u00f6m, P.: Evaluation of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors. IEEE Trans. Parallel and Distributed Systems\u00a07(4), 385\u2013398 (1996)","journal-title":"IEEE Trans. Parallel and Distributed Systems"},{"key":"36_CR8","doi-asserted-by":"crossref","unstructured":"Doweck, J.: Inside Intel Core Microarchitecture and Smart Memory Access. White Paper, Intel Corporation (2006)","DOI":"10.1109\/HOTCHIPS.2006.7477876"},{"key":"36_CR9","doi-asserted-by":"crossref","unstructured":"Goeman, B., et al.: Differential FCM: Increasing Value Prediction Accuracy by Improving Table Usage Efficiency. In: HPCA-7, Monterrey, Mexico, pp. 207\u2013218 (2001)","DOI":"10.1109\/HPCA.2001.903264"},{"key":"36_CR10","unstructured":"Gracia, D., et al.: MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms. MICRO-37, 43\u201354 (2004)"},{"key":"36_CR11","unstructured":"Hu, Z., et al.: TCP Tag Correlating Prefetchers, HPCA-9 (2003)"},{"key":"36_CR12","doi-asserted-by":"crossref","unstructured":"Hur, I., Lin, C.: Memory Prefetching Using Adaptive Stream Detection. MICRO-39, 397\u2013408 (2006)","DOI":"10.1109\/MICRO.2006.32"},{"key":"36_CR13","doi-asserted-by":"crossref","unstructured":"Ib\u00e1\u00f1ez, P., et al.: Characterization and Improvement of Load\/Store Cache-based Prefetching. In: ICS, Melbourne, Australia, pp. 369\u2013376 (July 1998)","DOI":"10.1145\/277830.277921"},{"issue":"2","key":"36_CR14","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1109\/12.752653","volume":"48","author":"D. Joseph","year":"1999","unstructured":"Joseph, D., Grunwald, D.: Prefetching Using Markov Predictors. IEEE Trans. on Computer Systems\u00a048(2), 121\u2013133 (1999)","journal-title":"IEEE Trans. on Computer Systems"},{"key":"36_CR15","doi-asserted-by":"crossref","unstructured":"Jouppi, N.: Improving direct-mapped cache performance by addition of a small fully associative cache and prefetch buffers. In: ISCA-17, Seattle, WA (1990)","DOI":"10.1145\/325164.325162"},{"issue":"2","key":"36_CR16","doi-asserted-by":"publisher","first-page":"40","DOI":"10.1109\/MM.2004.1289290","volume":"24","author":"R. Kalla","year":"2004","unstructured":"Kalla, R., et al.: IBM Power5 chip: A dual-core multithreaded processor. IEEE Micro.\u00a024(2), 40\u201347 (2004)","journal-title":"IEEE Micro."},{"key":"36_CR17","unstructured":"Krewell, K.: Fujitsu Makes SPARC See Double. Microproc. Report (November 2003)"},{"key":"36_CR18","doi-asserted-by":"crossref","unstructured":"Lai, A., et al.: Dead-Block Correlating Prefetchers. In: ISCA-28, pp. 144\u2013154 (2001)","DOI":"10.1145\/384285.379259"},{"key":"36_CR19","first-page":"124","volume-title":"ICCD 2001","author":"W.F. Lin","year":"2001","unstructured":"Lin, W.F., et al.: Filtering superfluous prefetches using density vectors. In: ICCD 2001, Washington D.C., USA, pp. 124\u2013132. IEEE Comp. Society, Los Alamitos (2001)"},{"key":"36_CR20","doi-asserted-by":"crossref","unstructured":"Nesbit, K.J., Smith, J.E.: Data Cache Prefetching Using a Global History Buffer. In: HPCA-10, Madrid, Spain, pp. 96\u2013105 (2004)","DOI":"10.1109\/HPCA.2004.10030"},{"issue":"3","key":"36_CR21","doi-asserted-by":"publisher","first-page":"90","DOI":"10.1109\/MM.2005.6","volume":"25","author":"K.J. Nesbit","year":"2005","unstructured":"Nesbit, K.J., Smith, J.E.: Data Cache Prefetching Using a Global History Buffer. IEEE Micro.\u00a025(3), 90\u201397 (2005)","journal-title":"IEEE Micro."},{"issue":"4","key":"36_CR22","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1145\/1327312.1327319","volume":"35","author":"L.M. Ramos","year":"2007","unstructured":"Ramos, L.M., et al.: Data prefetching in a cache hierarchy with high bandwidth and capacity. SIGARCH Comput. Archit. News\u00a035(4), 37\u201344 (2007), http:\/\/doi.acm.org\/10.1145\/1327312.1327319","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"3","key":"36_CR23","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/TC.2003.1183943","volume":"52","author":"S. Sair","year":"2003","unstructured":"Sair, S., et al.: A Decoupled Predictor-Directed Stream Prefetching Architecture. IEEE Trans. on Computers\u00a052(3), 260\u2013276 (2003)","journal-title":"IEEE Trans. on Computers"},{"key":"36_CR24","doi-asserted-by":"crossref","unstructured":"Sherwood, T., et al.: Automatically Characterizing Large Scale Program Behaviour. In: ASPLOS-X (October 2002)","DOI":"10.1145\/605397.605403"},{"issue":"12","key":"36_CR25","first-page":"7","volume":"11","author":"A.J. Smith","year":"1978","unstructured":"Smith, A.J.: Sequential Program Prefetching in Memory Hierarchies. IEEE Trans. on Computers\u00a011(12), 7\u201321 (1978)","journal-title":"IEEE Trans. on Computers"},{"key":"36_CR26","doi-asserted-by":"crossref","unstructured":"Somogyi, S., et al.: Spatial Memory Streaming. In: ISCA-33, pp. 252\u2013263 (2006)","DOI":"10.1145\/1150019.1136508"},{"key":"36_CR27","doi-asserted-by":"crossref","unstructured":"Srinath, S., et al.: Feedback Directed Prefetching: Improving the Performance and Bandwidth-Efficiency of Hardware Prefetchers. In: HPCA-13, pp. 63\u201374.","DOI":"10.1109\/HPCA.2007.346185"},{"issue":"1","key":"36_CR28","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1147\/rd.461.0005","volume":"46","author":"J.M. Tendler","year":"2002","unstructured":"Tendler, J.M., et al.: Power4 system microarchitecture. IBM Journal of Research and Development\u00a046(1), 5\u201326 (2002)","journal-title":"IBM Journal of Research and Development"},{"key":"36_CR29","unstructured":"UltraSPARC III Cu - User\u2019s Manual.Sun Microsystems (January 2004), http:\/\/www.sun.com\/processors\/manuals\/USIIIv2.pdf"},{"issue":"1","key":"36_CR30","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/TC.2007.250620","volume":"56","author":"X. Zhuang","year":"2007","unstructured":"Zhuang, X., Lee, H.-H.S.: Reducing Cache Pollution via Dynamic Data Prefetch Filtering. IEEE Trans. on computers\u00a056(1), 18\u201331 (2007)","journal-title":"IEEE Trans. on computers"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2008 \u2013 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85451-7_36","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T15:37:57Z","timestamp":1738337877000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85451-7_36"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540854500","9783540854517"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85451-7_36","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}