{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T11:54:29Z","timestamp":1742990069586,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540854500"},{"type":"electronic","value":"9783540854517"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-85451-7_37","type":"book-chapter","created":{"date-parts":[[2008,8,19]],"date-time":"2008-08-19T13:15:29Z","timestamp":1219151729000},"page":"337-349","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Stream Scheduling: A Framework to Manage Bulk Operations in Memory Hierarchies"],"prefix":"10.1007","author":[{"given":"Abhishek","family":"Das","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William J.","family":"Dally","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"37_CR1","doi-asserted-by":"crossref","unstructured":"Khailany, B., et al.: Imagine: Media processing with streams. IEEE Micro., 35\u201346 (March\/April 2001)","DOI":"10.1109\/40.918001"},{"key":"37_CR2","doi-asserted-by":"crossref","unstructured":"Khailany, B., et al.: A Programmable 512 GOPS Stream Processor for Signal, Image, and Video Processing. In ISSCC Digest of Technical Papers (February 2007)","DOI":"10.1109\/ISSCC.2007.373399"},{"key":"37_CR3","unstructured":"Pham, D., et al.: The design and implementation of a first generation cell processor. In ISSCC Digest of Technical Papers, San Francisco, CA (February 2005)"},{"key":"37_CR4","doi-asserted-by":"crossref","unstructured":"Knight, T.J., et al.: Compilation for explicitly managed memory hierarchies. In: Proceedings of PPoPP (2006)","DOI":"10.1145\/1229428.1229477"},{"key":"37_CR5","doi-asserted-by":"crossref","unstructured":"Fatahalian, K., et al.: Sequoia: Programming the memory hierarchy. In: Conference on Supercomputing (2006)","DOI":"10.1109\/SC.2006.55"},{"key":"37_CR6","doi-asserted-by":"crossref","unstructured":"Das, A., Dally, W.J., Mattson, P.: Compiling for stream processing. In: Proceedings of PACT (2006)","DOI":"10.1145\/1152154.1152164"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Lam, M.: Software pipelining: An effective scheduling technique for vliw machines. In: Proceedings of PLDI (1988)","DOI":"10.1145\/53990.54022"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Wolfe, M.: More iteration space tiling. In: Proceedings of the Supercomputing 1989, pp. 655\u2013664 (November 1989)","DOI":"10.1145\/76263.76337"},{"key":"37_CR9","doi-asserted-by":"crossref","first-page":"1009","DOI":"10.1093\/pasj\/57.6.1009","volume":"57","author":"T. Fukushige","year":"2005","unstructured":"Fukushige, T., Makino, J., Kawai, A.: GRAPE-6A: A Single-Card GRAPE-6 for Parallel PC-GRAPE Cluster Systems. Publications of the Astronomical Society of Japan\u00a057, 1009\u20131021 (2005)","journal-title":"Publications of the Astronomical Society of Japan"},{"key":"37_CR10","unstructured":"McCool, M.D.: Data-Parallel Programming on the Cell BE and the GPU using the RapidMind Development Platform. In: GSPx Multicore Applications Conference (October 2006)"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"Gordon, M.I., et al.: Exploiting Coarse-Grained Task, Data, and Pipeline Parallelism in Stream Programs. In: Proceedings of ASPLOS (2006)","DOI":"10.1145\/1168857.1168877"},{"key":"37_CR12","volume-title":"Linear and Nonlinear Programming","author":"D.G. Luenberger","year":"1984","unstructured":"Luenberger, D.G.: Linear and Nonlinear Programming. Addison-Wesley Publishing Company, CA (1984)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2008 \u2013 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85451-7_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,5,19]],"date-time":"2020-05-19T13:18:53Z","timestamp":1589894333000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85451-7_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540854500","9783540854517"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85451-7_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}