{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,18]],"date-time":"2026-01-18T05:37:44Z","timestamp":1768714664028,"version":"3.49.0"},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540854500","type":"print"},{"value":"9783540854517","type":"electronic"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-85451-7_97","type":"book-chapter","created":{"date-parts":[[2008,8,19]],"date-time":"2008-08-19T13:15:29Z","timestamp":1219151729000},"page":"899-909","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":25,"title":["Reducing Packet Dropping in a Bufferless NoC"],"prefix":"10.1007","author":[{"given":"Crisp\u00edn","family":"G\u00f3mez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda E.","family":"G\u00f3mez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"L\u00f3pez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"97_CR1","doi-asserted-by":"crossref","unstructured":"Balfour, J., Dally, W.J.: Design Tradeoffs for Tiled CMP On-chip Networks. In: 20th Annual International Conference on Supercomputing, pp. 187\u2013198 (2006)","DOI":"10.1145\/1183401.1183430"},{"issue":"1","key":"97_CR2","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., De Micheli, G.: Networks on Chips: A New SoC Paradigm. Computer\u00a035(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"97_CR3","doi-asserted-by":"crossref","unstructured":"Bertozzi, D., Benini, L.: Xpipes: a Network-on-chip Architecture for Gigascale Systems-on-chip. IEEE Circuits and Systems Magazine\u00a04(2) (2004)","DOI":"10.1109\/MCAS.2004.1330747"},{"key":"97_CR4","doi-asserted-by":"crossref","unstructured":"Dally, W.J., Towles, B.: Route Packets, Not Wires: On-chip Interconnection Networks. In: 38th Conf. on Design Automation, pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"97_CR5","volume-title":"Network on Chips","author":"G. De Michelli","year":"2006","unstructured":"De Michelli, G., Benini, L.: Network on Chips. Morgan Kaufmann, San Francisco (2006)"},{"key":"97_CR6","volume-title":"Interconnection Networks. An Engineering Approach","author":"J. Duato","year":"2004","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection Networks. An Engineering Approach. Morgan Kaufmann, San Francisco (2004)"},{"key":"97_CR7","doi-asserted-by":"crossref","unstructured":"G\u00f3mez, C., G\u00f3mez, M.E., L\u00f3pez, P., Duato, J.: Exploiting Wiring Resources on Interconnection Network: Increasing Path Diversity. In: 16th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, pp. 20\u201329 (2008)","DOI":"10.1109\/PDP.2008.33"},{"key":"97_CR8","unstructured":"G\u00f3mez, C., G\u00f3mez, M.E., L\u00f3pez, P., Duato, J.: An Efficient Switching Technique for NoCs with Reduced Buffer Requirements. In: International Conference for High Performance Computing, Networking, Storage and Analysis (SC 2008) (submitted, 2008)"},{"key":"97_CR9","volume-title":"Networks on Chip, ch. 4","author":"K. Goossens","year":"2003","unstructured":"Goossens, K., Dielissen, J., van Meerbergen, J., Poplavko, P., Radulescu, A., Rijpkema, E., Waterlander, E., Wielage, P.: Guaranteeing the Quality of Services in Networks on Chip. In: Nurmi, J., Tenhunen, H., Isoaho, J., Jantsch, A. (eds.) Networks on Chip, ch. 4, Kluwer, Dordrecht (2003)"},{"key":"97_CR10","unstructured":"Kavaldjiev, N.K., Smit, G.J.M.: A Survey of Efficient On-Chip Communications for SoC. In: PROGRESS Symp. on Embedded Systems (2003)"},{"key":"97_CR11","doi-asserted-by":"crossref","unstructured":"Lu, Z., Zhong, M., Jantsch, A.: Evaluation of On-chip Networks Using Deflection Routing. In: 16th ACM Great Lakes Symposium on VLSI, pp. 296\u2013301 (2006)","DOI":"10.1145\/1127908.1127977"},{"key":"97_CR12","unstructured":"Martini, F., Bertozzi, D., Benini, L.: Assessing the Impact of Flow Control and Switching Techniques on Switch Performance for Low Latency NoC Design. In: 1st Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip (2007)"},{"key":"97_CR13","doi-asserted-by":"crossref","unstructured":"Medardoni, S., Bertozzi, D., Benini, L., Macii, E.: Control and Datapath Decoupling in the Design of a NoC Switch: Area, Power and Performance Implications. In: International Symposium on System-on-Chip, pp. 1\u20134 (2007)","DOI":"10.1109\/ISSOC.2007.4427438"},{"key":"97_CR14","unstructured":"Millberg, M., Nilsson, E., Thid, R., Jantsch, A.: Guaranteed Bandwidth Using Looped Containers in Temporally Disjoint Networks within the Nostrum Network on Chip. In: Conf. on Design, Automation and Test in Europe (2004)"},{"key":"97_CR15","doi-asserted-by":"crossref","unstructured":"Mullins, R., West, A., Moore, S.: The Design and Implementation of a Low-latency On-chip Network. In: Asia and South Pacific Design Automation Conference, pp. 164\u2013169 (2006)","DOI":"10.1145\/1118299.1118348"},{"key":"97_CR16","unstructured":"Tilera Corporation, http:\/\/www.tilera.com\/"},{"key":"97_CR17","doi-asserted-by":"crossref","unstructured":"Vangal, S., Howard, J., Ruhl, G., Dighe, S., Wilson, H., Tschanz, J., Finan, D., Iyer, P., Singh, A., Jacob, T., Jain, S., Venkataraman, S., Hoskote, Y., Borkar, N.: An 80-tile 1.28TFLOPS network-on-chip in 65nm CMOS. In: International Solid-State Circuits Conference (2007)","DOI":"10.1109\/ISSCC.2007.373606"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2008 \u2013 Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85451-7_97","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,31]],"date-time":"2025-01-31T15:37:19Z","timestamp":1738337839000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85451-7_97"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540854500","9783540854517"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85451-7_97","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008]]},"assertion":[{"value":"This content has been made available to all.","name":"free","label":"Free to read"}]}}