{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:53:50Z","timestamp":1725519230540},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540858560"},{"type":"electronic","value":"9783540858577"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-85857-7_12","type":"book-chapter","created":{"date-parts":[[2008,9,27]],"date-time":"2008-09-27T03:23:02Z","timestamp":1222485782000},"page":"130-140","source":"Crossref","is-referenced-by-count":4,"title":["The Segmental-Transmission-Line: Its Design and Prototype Evaluation"],"prefix":"10.1007","author":[{"given":"Moritoshi","family":"Yasunaga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yoshiki","family":"Yamaguchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Nakayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ikuo","family":"Yoshihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Naoki","family":"Koizumi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung H.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"12_CR1","volume-title":"Details on High-speed Digital System Design","author":"N. Naono","year":"2001","unstructured":"Naono, N., Nakabayashi, Y.: Details on High-speed Digital System Design. Nikkei BP Inc., Tokyo (2001)"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Delaurenti, M., et al.: Switching Noise Analysis Framework For High Speed Logic Families. In: The 14th Int\u2019l Conf. VLSI Design, p. 524 (2001)","DOI":"10.1109\/ICVD.2001.902711"},{"key":"12_CR3","unstructured":"Rambus Inc., \n                    \n                      http:\/\/www.rambus.com\/products\/rdram\/"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Yasunaga, M., Yoshihara, I., Kim, J.H.: The Design of Segmental-Transmission-Line for High-Speed Digital Signals Using Genetic Algorithms. In: Proc. IEEE Congress on Evolutionary Computation (CEC) 2003, Canberra, Australia, vol.\u00a03, pp. 1748\u20131755 (2003)","DOI":"10.1109\/CEC.2003.1299884"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Koizumi, N., Yoshihara, I., Yamamori, K., Yasunaga, M.: Enhancement of the Variable-Length-Transmission-Line design method for multi-point optimization. In: Proc. 2006 IEEE Congress on Evolutionary Computation (CEC 2006), CD-ROM, Vancouver (2006)","DOI":"10.1109\/CEC.2006.1688301"},{"key":"12_CR6","unstructured":"Universty of Berkeley, \n                    \n                      http:\/\/bwrc.eecs.berkeley.edu\/Classes\/IcBook\/SPICE\/"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85857-7_12.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T11:52:02Z","timestamp":1619524322000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85857-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540858560","9783540858577"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85857-7_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}