{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:50:17Z","timestamp":1742403017125},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540858560"},{"type":"electronic","value":"9783540858577"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-85857-7_13","type":"book-chapter","created":{"date-parts":[[2008,9,27]],"date-time":"2008-09-27T03:23:02Z","timestamp":1222485782000},"page":"141-152","source":"Crossref","is-referenced-by-count":9,"title":["On Evolutionary Synthesis of Linear Transforms in FPGA"],"prefix":"10.1007","author":[{"given":"Zden\u011bk","family":"Va\u0161\u00ed\u010dek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"\u017d\u00e1dn\u00edk","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luk\u00e1\u0161","family":"Sekanina","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ji\u0159\u00ed","family":"Tobola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"13_CR1","doi-asserted-by":"crossref","DOI":"10.1007\/0-387-31238-2","volume-title":"Evolvable Hardware","author":"T. Higuchi","year":"2006","unstructured":"Higuchi, T., Liu, Y., Yao, X.: Evolvable Hardware. Springer, Heidelberg (2006)"},{"issue":"1","key":"13_CR2","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1023\/A:1010016313373","volume":"1","author":"J. Miller","year":"2000","unstructured":"Miller, J., Job, D., Vassilev, V.: Principles in the Evolutionary Design of Digital Circuits \u2013 Part I. Genetic Programming and Evolvable Machines\u00a01(1), 8\u201335 (2000)","journal-title":"Genetic Programming and Evolvable Machines"},{"issue":"3\u20134","key":"13_CR3","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1023\/B:AIRE.0000006609.72718.dd","volume":"20","author":"T. Aoki","year":"2003","unstructured":"Aoki, T., Homma, N., Higuchi, T.: Evolutionary Synthesis of Arithmetic Circuit Structures. Artificial Intelligence Review\u00a020(3\u20134), 199\u2013232 (2003)","journal-title":"Artificial Intelligence Review"},{"issue":"3","key":"13_CR4","doi-asserted-by":"publisher","first-page":"220","DOI":"10.1109\/4235.788492","volume":"3","author":"T. Higuchi","year":"1999","unstructured":"Higuchi, T., Iwata, M., Keymeulen, D., Sakanashi, H., Murakawa, M., Kajitani, I., Takahashi, E., Toda, K., Salami, M., Kajihara, N., Otsu., N.: Real-World Applications of Analog and Digital Evolvable Hardware. IEEE Transactions on Evolutionary Computation\u00a03(3), 220\u2013235 (1999)","journal-title":"IEEE Transactions on Evolutionary Computation"},{"key":"13_CR5","doi-asserted-by":"publisher","first-page":"51","DOI":"10.1109\/EH.2005.10","volume-title":"2005 NASA \/ DoD Conference on Evolvable Hardware","author":"T. Pecenka","year":"2005","unstructured":"Pecenka, T., Kotasek, Z., Sekanina, L., Strnadel, J.: Automatic discovery of RTL benchmark circuits with predefined testability properties. In: 2005 NASA \/ DoD Conference on Evolvable Hardware, pp. 51\u201358. IEEE Computer Society, Los Alamitos (2005)"},{"key":"13_CR6","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-06728-4","volume-title":"Digital Signal Processing with Field Programmable Gate Arrays","author":"U. Meyer-Baese","year":"2004","unstructured":"Meyer-Baese, U.: Digital Signal Processing with Field Programmable Gate Arrays. Springer, Heidelberg (2004)"},{"key":"13_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"36","DOI":"10.1007\/3-540-45355-5_4","volume-title":"Genetic Programming","author":"M. Erba","year":"2001","unstructured":"Erba, M., Rossi, R., Liberali, V., Tettamanzi, A.: An evolutionary approach to automatic generation of VHDL code for low-power digital filters. In: Miller, J., Tomassini, M., Lanzi, P.L., Ryan, C., Tetamanzi, A.G.B., Langdon, W.B. (eds.) EuroGP 2001. LNCS, vol.\u00a02038, pp. 36\u201350. Springer, Heidelberg (2001)"},{"issue":"5","key":"13_CR8","doi-asserted-by":"crossref","first-page":"307","DOI":"10.1007\/s00500-003-0287-x","volume":"8","author":"B.I. Hounsell","year":"2004","unstructured":"Hounsell, B.I., Arslan, T., Thomson, R.: Evolutionary design and adaptation of high performance digital filters within an embedded reconfigurable fault tolerant hardware platform. Soft Computing\u00a08(5), 307\u2013317 (2004)","journal-title":"Soft Computing"},{"key":"13_CR9","first-page":"79","volume-title":"6th NASA \/ DoD Workshop on Evolvable Hardware (EH 2004)","author":"N. Homma","year":"2004","unstructured":"Homma, N., Aoki, T., Higuchi, T.: Multiplier block synthesis using evolutionary graph generation. In: 6th NASA \/ DoD Workshop on Evolvable Hardware (EH 2004), pp. 79\u201382. IEEE Computer Society Press, Los Alamitos (2004)"},{"issue":"2","key":"13_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1240233.1240234","volume":"3","author":"Y. Voronenko","year":"2007","unstructured":"Voronenko, Y., Puschel, M.: Multiplierless multiple constant multiplication. ACM Transactions on Algorithms\u00a03(2), 1\u2013282 (2007)","journal-title":"ACM Transactions on Algorithms"},{"key":"13_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"186","DOI":"10.1007\/3-540-36553-2_17","volume-title":"Evolvable Systems: From Biology to Hardware","author":"L. Sekanina","year":"2003","unstructured":"Sekanina, L.: Virtual reconfigurable circuits for real-world applications of evolvable hardware. In: Tyrrell, A.M., Haddow, P.C., Torresen, J. (eds.) ICES 2003. LNCS, vol.\u00a02606, pp. 186\u2013197. Springer, Heidelberg (2003)"},{"issue":"1","key":"13_CR12","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1023\/A:1010018632078","volume":"2","author":"B. Shackleford","year":"2001","unstructured":"Shackleford, B.: A high-performance, pipelined, FPGA-based genetic algorithm machine. Genetic Programming and Evolvable Machines\u00a02(1), 33\u201360 (2001)","journal-title":"Genetic Programming and Evolvable Machines"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85857-7_13.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,27]],"date-time":"2021-04-27T11:52:03Z","timestamp":1619524323000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85857-7_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540858560","9783540858577"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85857-7_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}