{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T06:53:49Z","timestamp":1725519229138},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540858560"},{"type":"electronic","value":"9783540858577"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1007\/978-3-540-85857-7_9","type":"book-chapter","created":{"date-parts":[[2008,9,27]],"date-time":"2008-09-27T03:23:02Z","timestamp":1222485782000},"page":"94-105","source":"Crossref","is-referenced-by-count":3,"title":["Self-Adaptive Networked Entities for Building Pervasive Computing Architectures"],"prefix":"10.1007","author":[{"given":"Martin","family":"Danek","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Marc","family":"Philippe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Petr","family":"Honzik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Gamrat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Bartosinski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"2","key":"9_CR1","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MPRV.2005.40","volume":"4","author":"J. Krikke","year":"2005","unstructured":"Krikke, J.: T-engine: Japans ubiquitous computing architecture is ready for prime time. IEEE Pervasive Computing\u00a04(2), 4\u20139 (2005)","journal-title":"IEEE Pervasive Computing"},{"key":"9_CR2","unstructured":"The AETHER project web page - The AETHER consorcium (2006), http:\/\/www.aether-ist.org.The"},{"key":"9_CR3","unstructured":"http:\/\/www.darpa.mil\/ipto\/programs\/hpcs\/"},{"key":"9_CR4","unstructured":"http:\/\/www.darpa.mil\/IPTO\/Programs\/srs\/index.htm"},{"key":"9_CR5","unstructured":"http:\/\/oxygen.csail.mit.edu\/"},{"key":"9_CR6","unstructured":"http:\/\/www.tengine.org\/"},{"key":"9_CR7","unstructured":"http:\/\/www.istrunes.org\/"},{"key":"9_CR8","unstructured":"http:\/\/www.istpalcom.org\/"},{"key":"9_CR9","doi-asserted-by":"crossref","unstructured":"Paulsson, K., H\u00fcbner, M., Becker, J., Philippe, J.-M., Gamrat, C.: On-line routing of reconfigurable functions for future self-adaptive systems - investigations within the AETHER project. In: Proceedings of the International Conference on Field Programmable Logic and Applications (FPL 2007) (2007)","DOI":"10.1109\/FPL.2007.4380682"},{"key":"9_CR10","doi-asserted-by":"crossref","unstructured":"Worm, F., Ienne, P., Thiran, P., De Micheli, G.: An adaptive low-power transmission scheme for on-chip networks. In: Proceedings of the ACM International Symposium on System Synthesis (ISSS 2002) (2002)","DOI":"10.1145\/581199.581221"},{"key":"9_CR11","unstructured":"Li, L., Vijaykrishnan, N., Kandemir, M., Irwin, M.J.: Adaptive error protection for energy efficiency. In: Proceedings of the International Conference on Computer Aided Design (ICCAD 2003) (2003)"},{"issue":"4\/5","key":"9_CR12","doi-asserted-by":"publisher","first-page":"589","DOI":"10.1147\/rd.494.0589","volume":"49","author":"J.A. Kahle","year":"2005","unstructured":"Kahle, J.A., Day, M.N., Hofstee, H.P., Johns, C.R., Maeurer, T.R., Shippy, D.: Introduction to the Cell multiprocessor. IBM J. Res. Dev.\u00a049(4\/5), 589\u2013604 (2005)","journal-title":"IBM J. Res. Dev."},{"key":"9_CR13","unstructured":"Millberg, M., Nilsson, E., Thid, R., Jantsch, A.: Guaranteed bandwidth using looped containers in temporally disjoint networks within the nostrum network on chip (2004), citeseer.ist.psu.edu\/millberg04guaranteed.html"},{"key":"9_CR14","doi-asserted-by":"crossref","unstructured":"Guerrier, P., Greiner, A.: A generic architecture for on-chip packet switched interconnections (2000), citeseer.ist.psu.edu\/guerrier00generic.html","DOI":"10.1145\/343647.343776"},{"key":"9_CR15","unstructured":"The RECONF2 project web page. The RECONF2 consortium (2002), http:\/\/reconf.org"},{"key":"9_CR16","doi-asserted-by":"crossref","unstructured":"Bartosinski, R., Dan\u011bk, M., Honz\u00edk, P., Matou\u0161ek, R.: Dynamic reconfiguration in FPGA-based SoC designs. In: J.S., et al. (eds.) Proceedings of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop DDECS 2005, pp. 129\u2013136. University of West Hungary (2005)","DOI":"10.1145\/1046192.1046253"},{"key":"9_CR17","doi-asserted-by":"crossref","first-page":"343","DOI":"10.1109\/DAC.2002.1012647","volume-title":"Proceedings of the 39th Design Automation Conference","author":"E.L. Horta","year":"2002","unstructured":"Horta, E.L., Lockwood, J.W., Parlour, D.: Dynamic hardware plugins in an FPGA with partial runtime reconfiguration. In: Ackland, B. (ed.) Proceedings of the 39th Design Automation Conference, pp. 343\u2013348. ACM Press, New York (2002)"},{"key":"9_CR18","first-page":"271","volume-title":"Proceedings of the 12th International Conference on Field-Programmable Logic and Applications","author":"R. Kielblik","year":"2002","unstructured":"Kielblik, R., Moreno, J.M., Napieralski, A., Jablonski, G., Szymanski, T.: High-level partitioning of digital systems based on dynamically reconfigurable devices. In: Glesner, M., Zipf, P., Renovell, M. (eds.) Proceedings of the 12th International Conference on Field-Programmable Logic and Applications, pp. 271\u2013280. Springer, Heidelberg (2002)"},{"issue":"2","key":"9_CR19","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/92.678880","volume":"6","author":"M.J. Wirthlin","year":"2002","unstructured":"Wirthlin, M.J., Hutchings, B.L.: Improving functional density using run-time circuit reconfiguration. IEEE Trans. VLSI Syst.\u00a06(2), 247\u2013256 (2002)","journal-title":"IEEE Trans. VLSI Syst."},{"key":"9_CR20","first-page":"127","volume-title":"Proceedings of the 10th International Symposium on Field-Programmable Gate Arrays","author":"I. Robertson","year":"2002","unstructured":"Robertson, I., Irvine, J., Lysaght, P., Robinson, D.: Timing verification of dynamically reconfigurable logic for the Xilinx Virtex FPGA series. In: Schlag, M., Trimberger, S. (eds.) Proceedings of the 10th International Symposium on Field-Programmable Gate Arrays, pp. 127\u2013132. ACM Press, New York (2002)"},{"issue":"5","key":"9_CR21","doi-asserted-by":"publisher","first-page":"15","DOI":"10.1109\/MM.2007.4378780","volume":"27","author":"D. Wentzlaff","year":"2007","unstructured":"Wentzlaff, D., Griffin, P., Hoffmann, H., Bao, L., Edwards, B., Ramey, C., Mattina, M., Miao, C.-C., III, J.F.B., Agarwal, A.: On-chip interconnection architecture of the Tile processor. IEEE Micro.\u00a027(5), 15\u201331 (2007)","journal-title":"IEEE Micro."},{"key":"9_CR22","unstructured":"C.\u00a0I. of\u00a0Electrical and I.\u00a0S. Electronics\u00a0Engineers. In: IEEE Standard for Scalable Coherent Interface. IEEE Std., pp. 1596\u20131992. IEEE Standards Office, New York (1993)"}],"container-title":["Lecture Notes in Computer Science","Evolvable Systems: From Biology to Hardware"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-85857-7_9.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,17]],"date-time":"2021-09-17T10:49:55Z","timestamp":1631875795000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-85857-7_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"ISBN":["9783540858560","9783540858577"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-85857-7_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[]}}