{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,9]],"date-time":"2025-10-09T20:57:56Z","timestamp":1760043476772,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":32,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540884781"},{"type":"electronic","value":"9783540884798"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-88479-8_8","type":"book-chapter","created":{"date-parts":[[2008,11,4]],"date-time":"2008-11-04T14:18:43Z","timestamp":1225808323000},"page":"93-107","source":"Crossref","is-referenced-by-count":8,"title":["Timing Validation of Automotive Software"],"prefix":"10.1007","author":[{"given":"Daniel","family":"K\u00e4stner","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reinhard","family":"Wilhelm","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Reinhold","family":"Heckmann","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Schlickling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Markus","family":"Pister","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marek","family":"Jersak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Richter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christian","family":"Ferdinand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"267","DOI":"10.1145\/986537.986601","volume-title":"ACM-SE 42: Proceedings of the 42nd Annual Southeast Regional Conference","author":"H. Al-Zoubi","year":"2004","unstructured":"Al-Zoubi, H., Milenkovic, A., Milenkovic, M.: Performance evaluation of cache replacement policies for the SPEC CPU2000 benchmark suite. In: ACM-SE 42: Proceedings of the 42nd Annual Southeast Regional Conference, pp. 267\u2013272. ACM Press, New York (2004)"},{"key":"8_CR2","unstructured":"T. AUTOSAR Development Partnership. Automotive Open System Architecture (AUTOSAR) (2003), http:\/\/www.autosar.org"},{"key":"8_CR3","unstructured":"Berg, C.: PLRU cache domino effects. In: Proceedings of 6th International Workshop on Worst-Case Execution Time (WCET) Analysis (July 2006)"},{"key":"8_CR4","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1109\/REAL.2002.1181582","volume-title":"RTSS 2002: Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS 2002)","author":"G. Bernat","year":"2002","unstructured":"Bernat, G., Colin, A., Petters, S.M.: WCET analysis of probabilistic hard real-time systems. In: RTSS 2002: Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS 2002), Washington, DC, USA, p. 279. IEEE Computer Society, Los Alamitos (2002)"},{"key":"8_CR5","unstructured":"Deverge, J.-F., Puaut, I.: Safe measurement-based WCET estimation. In: Wilhelm, R. (ed.) 5th Intl. Workshop on Worst-Case Execution Time (WCET) Analysis, Dagstuhl, Germany, Internationales Begegnungs- und Forschungszentrum f\u00fcr Informatik (IBFI), Schloss Dagstuhl, Germany (2005)"},{"key":"8_CR6","unstructured":"Engblom, J.: Processor Pipelines and Static Worst-Case Execution Time Analysis. PhD thesis, Dept. of Information Technology, Uppsala University (2002)"},{"key":"8_CR7","unstructured":"Esterel Technologies. SCADE Suite, http:\/\/www.esterel-technologies.com\/products\/scade-suite"},{"key":"8_CR8","unstructured":"ETAS Group. ASCET Software Products, http:\/\/www.etas.com\/en\/products\/ascet_software_products.php"},{"key":"8_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1007\/3-540-45449-7_32","volume-title":"Embedded Software","author":"C. Ferdinand","year":"2001","unstructured":"Ferdinand, C., Heckmann, R., Langenbach, M., Martin, F., Schmidt, M., Theiling, H., Thesing, S., Wilhelm, R.: Reliable and precise WCET determination for a real-life processor. In: Henzinger, T.A., Kirsch, C.M. (eds.) EMSOFT 2001. LNCS, vol.\u00a02211, pp. 469\u2013485. Springer, Heidelberg (2001)"},{"key":"8_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1007\/978-3-540-71322-7_2","volume-title":"Program Analysis and Compilation, Theory and Practice","author":"C. Ferdinand","year":"2007","unstructured":"Ferdinand, C., Martin, F., Cullmann, C., Schlickling, M., Stein, I., Thesing, S., Heckmann, R.: New developments in WCET analysis. In: Reps, T., Sagiv, M., Bauer, J. (eds.) Wilhelm Festschrift. LNCS, vol.\u00a04444, pp. 12\u201352. Springer, Heidelberg (2007)"},{"issue":"2-3","key":"8_CR11","doi-asserted-by":"publisher","first-page":"131","DOI":"10.1023\/A:1008186323068","volume":"17","author":"C. Ferdinand","year":"1999","unstructured":"Ferdinand, C., Wilhelm, R.: Efficient and precise cache behavior prediction for real-time systems. Real-Time Systems\u00a017(2-3), 131\u2013181 (1999)","journal-title":"Real-Time Systems"},{"key":"8_CR12","unstructured":"Freescale Semiconductor, Inc. PowerPC Microprocessor Family: The Bus Interface for 32-Bit Microprocessors, Rev. 0.1 (2004)"},{"issue":"7","key":"8_CR13","first-page":"1038","volume":"91","author":"R. Heckmann","year":"2003","unstructured":"Heckmann, R., Langenbach, M., Thesing, S., Wilhelm, R.: The influence of processor architecture on the design and the results of WCET tools. IEEE Proceedings on Real-Time Systems\u00a091(7), 1038\u20131054 (2003)","journal-title":"IEEE Proceedings on Real-Time Systems"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., Ernst, R.: System level performance analysis \u2013 the SymTA\/S approach. IEEE Proceedings on Computers and Digital Techniques\u00a0152(2) (March 2005)","DOI":"10.1049\/ip-cdt:20045088"},{"key":"8_CR15","first-page":"264","volume-title":"RTSS 1996: Proceedings of the 17th IEEE Real-Time Systems Symposium (RTSS 1996)","author":"C.-G. Lee","year":"1996","unstructured":"Lee, C.-G., Hahn, J., Min, S.L., Ha, R., Hong, S., Park, C.Y., Lee, M., Kim, C.S.: Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. In: RTSS 1996: Proceedings of the 17th IEEE Real-Time Systems Symposium (RTSS 1996), Washington, DC, USA, p. 264. IEEE Computer Society, Los Alamitos (1996)"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Li, Y.-T.S., Malik, S.: Performance Analysis of Embedded Software Using Implicit Path Enumeration. In: Proceedings of the 32nd ACM\/IEEE Design Automation Conference (1995)","DOI":"10.1145\/217474.217570"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Lundqvist, T., Stenstr\u00f6m, P.: Timing anomalies in dynamically scheduled microprocessors. In: Proceedings of the 20th IEEE Real-Time Systems Symposium (RTSS 1999), pp. 12\u201321 (December 1999)","DOI":"10.1109\/REAL.1999.818824"},{"key":"8_CR18","unstructured":"Petters, S.M.: Worst Case Execution Time Estimation for Advanced Processor Architectures. PhD thesis, Technische Universit\u00e4t M\u00fcnchen, Munich, Germany (September 2002)"},{"key":"8_CR19","unstructured":"Petters, S.M., Zadarnowski, P., Heiser, G.: Measurements or static analysis or both? In: Rochange, C. (ed.) WCET (2007)"},{"key":"8_CR20","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/REAL.2002.1181567","volume-title":"RTSS 2002: Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS 2002)","author":"I. Puaut","year":"2002","unstructured":"Puaut, I., Decotigny, D.: Low-complexity algorithms for static cache locking in multitasking hard real-time systems. In: RTSS 2002: Proceedings of the 23rd IEEE Real-Time Systems Symposium (RTSS 2002), Washington, DC, USA, p. 114. IEEE Computer Society, Los Alamitos (2002)"},{"key":"8_CR21","unstructured":"Reineke, J., Grund, D.: Sensitivity of cache replacement policies. Reports of SFB\/TR 14 AVACS\u00a036, SFB\/TR 14 AVACS (March 2008)ISSN: 1860-9821, http:\/\/www.avacs.org"},{"issue":"2","key":"8_CR22","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1007\/s11241-007-9032-3","volume":"37","author":"J. Reineke","year":"2007","unstructured":"Reineke, J., Grund, D., Berg, C., Wilhelm, R.: Timing predictability of cache replacement policies. Real-Time Systems\u00a037(2), 99\u2013122 (2007)","journal-title":"Real-Time Systems"},{"key":"8_CR23","unstructured":"Reineke, J., Wachter, B., Thesing, S., Wilhelm, R., Polian, I., Eisinger, J., Becker, B.: A definition and classification of timing anomalies. In: Proceedings of 6th International Workshop on Worst-Case Execution Time (WCET) Analysis (July 2006)"},{"key":"8_CR24","doi-asserted-by":"crossref","first-page":"288","DOI":"10.1145\/1176254.1176325","volume-title":"Proceedings of the 4th International Conference on Hardware\/Software Codesign and System Synthesis","author":"S. Schliecker","year":"2006","unstructured":"Schliecker, S., Ivers, M., Ernst, R.: Integrated analysis of communicating tasks in MPSoCs. In: Proceedings of the 4th International Conference on Hardware\/Software Codesign and System Synthesis, pp. 288\u2013293. ACM Press, New York (2006)"},{"key":"8_CR25","unstructured":"Schneider, J.: Combined Schedulability and WCET Analysis for Real-Time Operating Systems. PhD thesis, Saarland University (2003)"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Schneider, J., Ferdinand, C.: Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation. In: Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, vol.\u00a034, pp. 35\u201344 (May 1999)","DOI":"10.1145\/314403.314432"},{"key":"8_CR27","doi-asserted-by":"crossref","unstructured":"Theiling, H.: Extracting Safe and Precise Control Flow from Binaries. In: Proceedings of the 7th Conference on Real-Time Computing Systems and Applications, Cheju Island, South Korea (2000)","DOI":"10.1109\/RTCSA.2000.896367"},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"Theiling, H., Ferdinand, C.: Combining abstract interpretation and ILP for microarchitecture modelling and program path analysis. In: Proceedings of the 19th IEEE Real-Time Systems Symposium, Madrid, Spain, pp. 144\u2013153 (December 1998)","DOI":"10.1109\/REAL.1998.739739"},{"key":"8_CR29","unstructured":"Thesing, S.: Safe and Precise WCET Determinations by Abstract Interpretation of Pipeline Models. PhD thesis, Saarland University (2004)"},{"key":"8_CR30","doi-asserted-by":"publisher","first-page":"625","DOI":"10.1109\/DSN.2003.1209972","volume-title":"Proceedings of the 2003 International Conference on Dependable Systems and Networks (DSN 2003)","author":"S. Thesing","year":"2003","unstructured":"Thesing, S., Souyris, J., Heckmann, R., Randimbivololona, F., Langenbach, M., Wilhelm, R., Ferdinand, C.: An abstract interpretation-based timing validation of hard real-time avionics software systems. In: Proceedings of the 2003 International Conference on Dependable Systems and Networks (DSN 2003), June 2003, pp. 625\u2013632. IEEE Computer Society, Los Alamitos (2003)"},{"issue":"1","key":"8_CR31","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1145\/885651.781062","volume":"31","author":"X. Vera","year":"2003","unstructured":"Vera, X., Lisper, B., Xue, J.: Data cache locking for higher program predictability. SIGMETRICS Perform. Eval. Rev.\u00a031(1), 272\u2013282 (2003)","journal-title":"SIGMETRICS Perform. Eval. Rev."},{"key":"8_CR32","unstructured":"Wenzel, I.: Measurement-Based Timing Analysis of Superscalar Processors. PhD thesis, Technische Universit\u00e4t Wien, Institut f\u00fcr Technische Informatik, Treitlstr. 3\/3\/182-1, 1040 Vienna, Austria (2006)"}],"container-title":["Communications in Computer and Information Science","Leveraging Applications of Formal Methods, Verification and Validation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-88479-8_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,2]],"date-time":"2025-02-02T13:53:31Z","timestamp":1738504411000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-88479-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540884781","9783540884798"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-88479-8_8","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}