{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T05:25:44Z","timestamp":1738733144738,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":47,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540892861"},{"type":"electronic","value":"9783540892878"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89287-8_13","type":"book-chapter","created":{"date-parts":[[2008,11,27]],"date-time":"2008-11-27T02:10:04Z","timestamp":1227751804000},"page":"221-249","source":"Crossref","is-referenced-by-count":3,"title":["Elasticity and Petri Nets"],"prefix":"10.1007","author":[{"given":"Jordi","family":"Cortadella","sequence":"first","affiliation":[]},{"given":"Michael","family":"Kishinevsky","sequence":"additional","affiliation":[]},{"given":"Dmitry","family":"Bufistov","sequence":"additional","affiliation":[]},{"given":"Josep","family":"Carmona","sequence":"additional","affiliation":[]},{"given":"Jorge","family":"J\u00falvez","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"6","key":"13_CR1","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"I.E. Sutherland","year":"1989","unstructured":"Sutherland, I.E.: Micropipelines. Communications of the ACM\u00a032(6), 720\u2013738 (1989)","journal-title":"Communications of the ACM"},{"key":"13_CR2","unstructured":"Muller, D.E., Bartky, W.S.: A theory of asynchronous circuits. In: Proceedings of an International Symposium on the Theory of Switching, April 1959, pp. 204\u2013243. Harvard University Press (1959)"},{"issue":"4","key":"13_CR3","doi-asserted-by":"publisher","first-page":"226","DOI":"10.1007\/BF01660034","volume":"1","author":"A.J. Martin","year":"1986","unstructured":"Martin, A.J.: Compiling communicating processes into delay-insensitive VLSI circuits. Distributed Computing\u00a01(4), 226\u2013234 (1986)","journal-title":"Distributed Computing"},{"volume-title":"Principles of Asynchronous Circuit Design: A Systems Perspective","year":"2001","key":"13_CR4","unstructured":"Spars\u00f8, J., Furber, S. (eds.): Principles of Asynchronous Circuit Design: A Systems Perspective. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"13_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55989-1","volume-title":"Logic synthesis of asynchronous controllers and interfaces","author":"J. Cortadella","year":"2002","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic synthesis of asynchronous controllers and interfaces. Springer, Heidelberg (2002)"},{"issue":"2","key":"13_CR6","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1109\/43.573835","volume":"16","author":"J. O\u2019Leary","year":"1997","unstructured":"O\u2019Leary, J., Brown, G.: Synchronous emulation of asynchronous circuits. IEEE Transactions on Computer-Aided Design\u00a016(2), 205\u2013209 (1997)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"13_CR7","first-page":"86","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"A. Peeters","year":"2001","unstructured":"Peeters, A., van Berkel, K.: Synchronous handshake circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 86\u201395. IEEE Computer Society Press, Los Alamitos (2001)"},{"issue":"9","key":"13_CR8","doi-asserted-by":"publisher","first-page":"1059","DOI":"10.1109\/43.945302","volume":"20","author":"L.P. Carloni","year":"2001","unstructured":"Carloni, L.P., McMillan, K.L., Sangiovanni-Vincentelli, A.L.: Theory of latency-insensitive design. IEEE Transactions on Computer-Aided Design\u00a020(9), 1059\u20131076 (2001)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"5","key":"13_CR9","first-page":"12","volume":"22","author":"L.P. Carloni","year":"2002","unstructured":"Carloni, L.P., Sangiovanni-Vincentelli, A.L.: Coping with latency in SoC design. IEEE Micro, Special Issue on Systems on Chip\u00a022(5), 12 (2002)","journal-title":"IEEE Micro, Special Issue on Systems on Chip"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Jacobson, H.M., Kudva, P.N., Bose, P., Cook, P.W., Schuster, S.E., Mercer, E.G., Myers, C.J.: Synchronous interlocked pipelines. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 3\u201312 (April 2002)","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Cortadella, J., Kishinevsky, M., Grundmann, B.: Synthesis of synchronous elastic architectures. In: Proc. ACM\/IEEE Design Automation Conference, pp. 657\u2013662 (July 2006)","DOI":"10.1145\/1146909.1147077"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Cortadella, J., Kishinevsky, M.: Synchronous elastic circuits with early evaluation and token counterflow. In: Proc. ACM\/IEEE Design Automation Conference, pp. 416\u2013419 (June 2007)","DOI":"10.1109\/DAC.2007.375199"},{"key":"13_CR13","unstructured":"Dennis, J.B.: Modular asynchronous control structures for a high performance processor. In: Project MAC Conf. on Concurrent Systems and Parallel Computation, pp. 55\u201380 (1970)"},{"key":"13_CR14","unstructured":"Dennis, J.B., Patil, S.S.: Speed-independent asynchronous circuits. In: Proc. Hawaii International Conf. System Sciences, pp. 55\u201358 (1971)"},{"issue":"8","key":"13_CR15","doi-asserted-by":"publisher","first-page":"474","DOI":"10.1145\/355609.362318","volume":"16","author":"D. Misunas","year":"1973","unstructured":"Misunas, D.: Petri nets and speed independent design. Communications of the ACM\u00a016(8), 474\u2013481 (1973)","journal-title":"Communications of the ACM"},{"issue":"9","key":"13_CR16","doi-asserted-by":"publisher","first-page":"1031","DOI":"10.1109\/12.537126","volume":"45","author":"D.H. Linder","year":"1996","unstructured":"Linder, D.H., Harden, J.C.: Phased logic: supporting the synchronous design paradigm with delay-insensitive circuitry. IEEE Transactions on Computers\u00a045(9), 1031\u20131044 (1996)","journal-title":"IEEE Transactions on Computers"},{"issue":"10","key":"13_CR17","doi-asserted-by":"publisher","first-page":"1904","DOI":"10.1109\/TCAD.2005.860958","volume":"25","author":"J. Cortadella","year":"2006","unstructured":"Cortadella, J., Kondratyev, A., Lavagno, L., Sotiriou, C.: Desynchronization: synthesis of asynchronous circuits from synchronous specifications. IEEE Transactions on Computer-Aided Design\u00a025(10), 1904\u20131921 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"13_CR18","first-page":"199","volume-title":"Proceedings of International Workshop on Timed Petri Nets","author":"L.Y. Rosenblum","year":"1985","unstructured":"Rosenblum, L.Y., Yakovlev, A.V.: Signal graphs: from self-timed to timed ones. In: Proceedings of International Workshop on Timed Petri Nets, Turin, Italy, July 1985, pp. 199\u2013207. IEEE Computer Society Press, Los Alamitos (1985)"},{"key":"13_CR19","doi-asserted-by":"crossref","first-page":"605","DOI":"10.1007\/978-3-642-72822-8_37","volume-title":"Concurrency and Nets, Advances in Petri Nets","author":"M. Yoeli","year":"1987","unstructured":"Yoeli, M.: Specification and verification of asynchronous circuits using marked graphs. In: Voss, K., Genrich, H.J., Rozenberg, G. (eds.) Concurrency and Nets, Advances in Petri Nets, pp. 605\u2013622. Springer, Heidelberg (1987)"},{"volume-title":"Hardware Design And Petri Nets","year":"2000","key":"13_CR20","unstructured":"Yakovlev, A., Gomes, L., Lavagno, L. (eds.): Hardware Design And Petri Nets. Kluwer Academic Publishers, Dordrecht (2000)"},{"key":"13_CR21","volume-title":"Theory of Linear and Integer Programming","author":"A. Schrijver","year":"1998","unstructured":"Schrijver, A.: Theory of Linear and Integer Programming. John Wiley & Sons, Chichester (1998)"},{"key":"13_CR22","unstructured":"CPLEX, http:\/\/www.ilog.com\/products\/cplex"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Murata, T.: Petri Nets: properties, analysis and applications. Proceedings of the IEEE, 541\u2013580 (April 1989)","DOI":"10.1109\/5.24143"},{"key":"13_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-55610-9_178","volume-title":"Advances in Petri Nets 1992","author":"J. Campos","year":"1992","unstructured":"Campos, J., Silva, M.: Structural techniques and performance bounds of stochastic Petri net models. In: Rozenberg, G. (ed.) APN 1992. LNCS, vol.\u00a0609. Springer, Heidelberg (1992)"},{"key":"13_CR25","doi-asserted-by":"publisher","first-page":"383","DOI":"10.1287\/opre.9.3.383","volume":"9","author":"J.D.C. Little","year":"1961","unstructured":"Little, J.D.C.: A proof of the queueing formula L=\u2009\u03bb W. Operations Research\u00a09, 383\u2013387 (1961)","journal-title":"Operations Research"},{"issue":"5","key":"13_CR26","doi-asserted-by":"publisher","first-page":"440","DOI":"10.1109\/TSE.1980.230492","volume":"6","author":"C.V. Ramamoorthy","year":"1980","unstructured":"Ramamoorthy, C.V., Ho, G.S.: Performance evaluation of asynchronous concurrent systems using Petri nets. IEEE Trans. Software Eng.\u00a06(5), 440\u2013449 (1980)","journal-title":"IEEE Trans. Software Eng."},{"key":"13_CR27","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1016\/0012-365X(78)90078-X","volume":"23","author":"R. Karp","year":"1978","unstructured":"Karp, R.: A characterization of the minimum cycle mean in a digraph. Discrete Mathematics\u00a023, 309\u2013311 (1978)","journal-title":"Discrete Mathematics"},{"key":"13_CR28","doi-asserted-by":"crossref","unstructured":"Dasdan, A., Irani, S.S., Gupta, R.K.: Efficient algorithms for optimum cycle mean and optimum cost to time ratio problems. In: Proc. 36th Design Automation Conference, pp. 37\u201342 (1999)","DOI":"10.1145\/309847.309862"},{"issue":"1\/2","key":"13_CR29","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1007\/BF02108187","volume":"7","author":"T.E. Williams","year":"1994","unstructured":"Williams, T.E.: Performance of iterative computation in self-timed rings. Journal of VLSI Signal Processing\u00a07(1\/2), 17\u201331 (1994)","journal-title":"Journal of VLSI Signal Processing"},{"key":"13_CR30","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"272","DOI":"10.1007\/BFb0054295","volume-title":"Mathematics of Program Construction","author":"R. Manohar","year":"1998","unstructured":"Manohar, R., Martin, A.J.: Slack elasticity in concurrent computing. In: Jeuring, J. (ed.) MPC 1998. LNCS, vol.\u00a01422, pp. 272\u2013285. Springer, Heidelberg (1998)"},{"key":"13_CR31","doi-asserted-by":"crossref","unstructured":"Beerel, P.A., Kim, N.-H., Lines, A., Davies, M.: Slack matching asynchronous designs. In: Proc. of the 12th Int. Symp. on Asynchronous Circuits and Systems (2006)","DOI":"10.1109\/ASYNC.2006.26"},{"key":"13_CR32","doi-asserted-by":"crossref","unstructured":"Rodriquez-Beltran, J., Ramirez-Trevino, A.: Minimum initial marking in timed marked graphs. In: Proc. IEEE Int. Conf. on Systems, Man, and Cybernetics (SMC 2000), vol.\u00a04, pp. 3004\u20133008 (October 2000)","DOI":"10.1109\/ICSMC.2000.884458"},{"key":"13_CR33","volume-title":"Computers and Intractability: a Guide to the Theory of NP-Completeness","author":"M.R. Garey","year":"1979","unstructured":"Garey, M.R., Johnson, D.S.: Computers and Intractability: a Guide to the Theory of NP-Completeness. W.H. Freeman, New York (1979)"},{"key":"13_CR34","doi-asserted-by":"crossref","unstructured":"Lu, R., Koh, C.-K.: Performance optimization of latency insensitive systems through buffer queue sizing of communication channels. In: Proc. International Conf. Computer-Aided Design (ICCAD), pp. 227\u2013231 (2003)","DOI":"10.1109\/ICCAD.2003.159694"},{"key":"13_CR35","unstructured":"Lu, R., Koh, C.-K.: Performance analysis and efficient implementation of latency insensitive systems. ECE Technical Reports (March 2003)"},{"issue":"8","key":"13_CR36","doi-asserted-by":"publisher","first-page":"857","DOI":"10.1109\/TVLSI.2004.831476","volume":"12","author":"T. Chelcea","year":"2004","unstructured":"Chelcea, T., Nowick, S.M.: Robust interfaces for mixed-timing systems. IEEE Trans. VLSI Syst.\u00a012(8), 857\u2013873 (2004)","journal-title":"IEEE Trans. VLSI Syst."},{"issue":"10","key":"13_CR37","doi-asserted-by":"publisher","first-page":"889","DOI":"10.1109\/43.728912","volume":"17","author":"A. Dasdan","year":"1998","unstructured":"Dasdan, A., Gupta, R.K.: Faster maximum and minimum mean cycle algorithms for system performance analysis. IEEE Transactions on Computer-Aided Design\u00a017(10), 889\u2013899 (1998)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"13_CR38","unstructured":"Carmona, J., J\u00falvez, J., Cortadella, J., Kishinevsky, M.: Performance-preserving clustering of elastic controllers. Technical Report LSI-08-7-R, Department of Software, Universitat Polit\u00e8cnica de Catalunya (2007)"},{"key":"13_CR39","volume-title":"Introduction to Algorithms","author":"T.H. Cormen","year":"2001","unstructured":"Cormen, T.H., Stein, C., Rivest, R.L., Leiserson, C.E.: Introduction to Algorithms. McGraw-Hill Higher Education, New York (2001)"},{"key":"13_CR40","doi-asserted-by":"crossref","unstructured":"J\u00falvez, J., Cortadella, J., Kishinevsky, M.: Performance analysis of concurrent systems with early evaluation. In: Proc. International Conf. Computer-Aided Design (ICCAD) (November 2006)","DOI":"10.1109\/ICCAD.2006.320155"},{"key":"13_CR41","unstructured":"Brej, C.F., Garside, J.D.: Early output logic using anti-tokens. In: Int. Workshop on Logic Synthesis, pp. 302\u2013309 (May 2003)"},{"issue":"4","key":"13_CR42","doi-asserted-by":"publisher","first-page":"532","DOI":"10.1109\/TCAD.2005.844084","volume":"24","author":"R.B. Reese","year":"2005","unstructured":"Reese, R.B., Thornton, M.A., Traver, C., Hemmendinger, D.: Early evaluation for performance enhancement in phased logic. IEEE Transactions on Computer-Aided Design\u00a024(4), 532\u2013550 (2005)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"issue":"3","key":"13_CR43","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1007\/BF00122082","volume":"9","author":"A. Yakovlev","year":"1996","unstructured":"Yakovlev, A., Kishinevsky, M., Kondratyev, A., Lavagno, L., Pietkiewicz-Koutny, M.: On the models for asynchronous circuit behaviour with OR causality. Formal Methods in System Design\u00a09(3), 189\u2013233 (1996)","journal-title":"Formal Methods in System Design"},{"key":"13_CR44","volume-title":"Stochastic Modeling and the Theory of Queues","author":"R.W. Wolff","year":"1989","unstructured":"Wolff, R.W.: Stochastic Modeling and the Theory of Queues. Prentice-Hall, Englewood Cliffs (1989)"},{"key":"13_CR45","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1007\/978-3-642-79917-4_11","volume-title":"Quantitative Methods in Parallel Systems","author":"G. Chiola","year":"1995","unstructured":"Chiola, G., Anglano, C., Campos, J., Colom, J.M., Silva, M.: Operational analysis of timed Petri nets and application to the computation of performance bounds. In: Baccelli, F., Jean-Marie, A., Mitrani, I. (eds.) Quantitative Methods in Parallel Systems, pp. 161\u2013174. Springer, Heidelberg (1995); Also appears in Procs. PNPM 1993 (1993)"},{"issue":"1","key":"13_CR46","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"C.E. Leiserson","year":"1991","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica\u00a06(1), 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"13_CR47","doi-asserted-by":"crossref","unstructured":"Bufistov, D., Cortadella, J., Kishinevsky, M., Sapatnekar, S.: A general model for performance optimization of sequential systems. In: Proc. International Conf. Computer-Aided Design (ICCAD), pp. 362\u2013369 (November 2007)","DOI":"10.1109\/ICCAD.2007.4397291"}],"container-title":["Lecture Notes in Computer Science","Transactions on Petri Nets and Other Models of Concurrency I"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89287-8_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,4]],"date-time":"2025-02-04T17:35:40Z","timestamp":1738690540000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89287-8_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540892861","9783540892878"],"references-count":47,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89287-8_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}