{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:21:44Z","timestamp":1725520904881},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540895237"},{"type":"electronic","value":"9783540895244"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89524-4_35","type":"book-chapter","created":{"date-parts":[[2008,11,19]],"date-time":"2008-11-19T01:10:09Z","timestamp":1227057009000},"page":"345-354","source":"Crossref","is-referenced-by-count":0,"title":["Providing Full QoS with 2 VCs in High-Speed Switches"],"prefix":"10.1007","author":[{"given":"A.","family":"Mart\u00ednez","sequence":"first","affiliation":[]},{"given":"F. J.","family":"Alfaro","sequence":"additional","affiliation":[]},{"given":"J. L.","family":"S\u00e1nchez","sequence":"additional","affiliation":[]},{"given":"J.","family":"Duato","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"35_CR1","doi-asserted-by":"crossref","unstructured":"Shang, L., Peh, L.S., Jha, N.K.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proceedings of the 9th Symposium on High Performance Computer Architecture (HPCA), pp. 91\u2013102 (2003)","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"35_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"158","DOI":"10.1007\/11602569_20","volume-title":"High Performance Computing \u2013 HiPC 2005","author":"A. Mart\u00ednez","year":"2005","unstructured":"Mart\u00ednez, A., Alfaro, F.J., S\u00e1nchez, J.L., Duato, J.: Providing full QoS support in clusters using only two VCs at the switches. In: Bader, D.A., Parashar, M., Sridhar, V., Prasanna, V.K. (eds.) HiPC 2005. LNCS, vol.\u00a03769, pp. 158\u2013169. Springer, Heidelberg (2005)"},{"key":"35_CR3","unstructured":"InfiniBand Trade Association: InfiniBand architecture specification volume 1. Release 1.0 (2000)"},{"key":"35_CR4","unstructured":"Advanced Switching Interconnect Special Interest Group: Advanced Switching Core Architecture Specification. Revision 1.1 (2005)"},{"key":"35_CR5","unstructured":"Dally, W.J., Carvey, P., Dennison, L.: Architecture of the Avici terabit switch\/router. In: Proceedings of the 6th Symposium on Hot Interconnects, pp. 41\u201350 (1998)"},{"key":"35_CR6","volume-title":"Interconnection networks. An engineering approach","author":"J. Duato","year":"2002","unstructured":"Duato, J., Yalamanchili, S., Ni, L.: Interconnection networks. An engineering approach. Morgan Kaufmann Publishers Inc., San Francisco (2002)"},{"key":"35_CR7","doi-asserted-by":"publisher","first-page":"63","DOI":"10.1109\/4.974546","volume":"1","author":"C. Huang","year":"2002","unstructured":"Huang, C., Wang, J., Huang, Y.: Design of high-performance CMOS priority encoders and incrementer\/decrementers using multilevel lookahead and multilevel folding techniques. IEEE Journal of Solid-State Circuits\u00a01, 63\u201376 (2002)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"35_CR8","unstructured":"Simos, D.: Design of a 32x32 variable-packet-size buffered crossbar switch chip. Technical Report FORTH-ICS\/TR-339, Inst. of Computer Science, FORTH (2004)"},{"key":"35_CR9","doi-asserted-by":"publisher","first-page":"188","DOI":"10.1109\/90.769767","volume":"7","author":"N.W. McKeown","year":"1999","unstructured":"McKeown, N.W.: The iSLIP scheduling algorithm for input-queued switches. IEEE\/ACM Transactions on Networking\u00a07, 188\u2013201 (1999)","journal-title":"IEEE\/ACM Transactions on Networking"},{"key":"35_CR10","unstructured":"IEEE: 802.1D-2004: Standard for local and metropolitan area networks (2004), \n                    \n                      http:\/\/grouper.ieee.org\/groups\/802\/1\/"},{"key":"35_CR11","unstructured":"Zipf, G.K.: The Psycho-Biology of Languages. Houghton-Miffin, MIT (1965)"},{"key":"35_CR12","doi-asserted-by":"crossref","unstructured":"Elhanany, I., Chiou, D., Tabatabaee, V., Noro, R., Poursepanj, A.: The network processing forum switch fabric benchmark specifications: An overview. IEEE Network, 5\u20139 (2005)","DOI":"10.1109\/MNET.2005.1407692"}],"container-title":["Lecture Notes in Computer Science","Information Networking. Towards Ubiquitous Networking and Services"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89524-4_35","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,3]],"date-time":"2019-03-03T22:24:31Z","timestamp":1551651871000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89524-4_35"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540895237","9783540895244"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89524-4_35","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}