{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T10:33:51Z","timestamp":1761647631182,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":28,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540895978"},{"type":"electronic","value":"9783540895985"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89598-5_18","type":"book-chapter","created":{"date-parts":[[2008,11,22]],"date-time":"2008-11-22T03:40:04Z","timestamp":1227325204000},"page":"261-278","source":"Crossref","is-referenced-by-count":18,"title":["Bitstream Encryption and Authentication Using AES-GCM in Dynamically Reconfigurable Systems"],"prefix":"10.1007","author":[{"given":"Yohei","family":"Hori","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akashi","family":"Satoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hirofumi","family":"Sakane","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenji","family":"Toda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"5","key":"18_CR1","doi-asserted-by":"publisher","first-page":"1398","DOI":"10.1093\/ietisy\/e91-d.5.1398","volume":"E91-D","author":"Y. Hori","year":"2008","unstructured":"Hori, Y., Yokoyama, H., Sakane, H., Toda, K.: A secure content delivery system based on a partially reconfigurable FPGA. IEICE Trans. Inf.&Syst.\u00a0E91-D(5), 1398\u20131407 (2008)","journal-title":"IEICE Trans. Inf.&Syst."},{"key":"18_CR2","unstructured":"Hori, Y., Sakane, H., Toda, K.: A study of the effectiveness of dynamic partial reconfiguration for size and power reduction. In: IEICE Tech. Rep. RECONF2007-56, pp. 31\u201336 (January 2008) (in Japanese)"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Claus, C., Zeppenfeld, J., Muller, F., Stechele, W.: Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system. In: DATE 2007, pp. 498\u2013503 (2007)","DOI":"10.1109\/DATE.2007.364642"},{"issue":"2","key":"18_CR4","doi-asserted-by":"publisher","first-page":"438","DOI":"10.1109\/JPROC.2006.888404","volume":"95","author":"J. Becker","year":"2007","unstructured":"Becker, J., Hubner, M., Hettich, G., Constapel, R., Eisenmann, J., Luka, J.: Dynamic and partial FPGA exploitation. Proc. IEEE\u00a095(2), 438\u2013452 (2007)","journal-title":"Proc. IEEE"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Emmert, J., Stroud, C., Skaggs, B., Abramovici, M.: Dynamic fault tolerance in FPGAs via partial reconfiguration. In: FCCM 2000, pp. 165\u2013174 (2000)","DOI":"10.1109\/FPGA.2000.903403"},{"issue":"5-6","key":"18_CR6","first-page":"152","volume":"58","author":"J.P. Delahaye","year":"2004","unstructured":"Delahaye, J.P., Gogniat, G., Roland, C., Bomel, P.: Software radio and dynamic reconfiguration on a DSP\/FPGA platform. J. Frequenz\u00a058(5-6), 152\u2013159 (2004)","journal-title":"J. Frequenz"},{"key":"18_CR7","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1007\/978-3-540-71431-6_7","volume-title":"Reconfigurable Computing: Architectures, Tools and Applications","author":"S. Drimer","year":"2007","unstructured":"Drimer, S.: Authentication of FPGA bitstreams: Why and how. In: Diniz, P.C., Marques, E., Bertels, K., Fernandes, M.M., Cardoso, J.M.P. (eds.) ARCS 2007. LNCS, vol.\u00a04419, pp. 73\u201384. Springer, Heidelberg (2007)"},{"key":"18_CR8","unstructured":"National Institute of Standards and Technology: Announcing the advanced encryption standard (AES). FIPS PUB 197 (November 2001)"},{"key":"18_CR9","unstructured":"McGrew, D.A., Viega, J.: The Galois\/counter mode of operation (GCM) (May 2005), http:\/\/csrc.nist.gov\/groups\/ST\/toolkit\/BCM\/modes_development.html"},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Dworkin, M.: Recommendation for Block Cipher Modes of Operation: Galois\/Counter Mode (GCM) and GMAC. National Institute of Standards and Technology. SP 800-38D edn. (November 2007)","DOI":"10.6028\/NIST.SP.800-38d"},{"issue":"1\/2","key":"18_CR11","doi-asserted-by":"publisher","first-page":"73","DOI":"10.1504\/IJES.2006.010166","volume":"2","author":"L. Bossuet","year":"2006","unstructured":"Bossuet, L., Gogniat, G.: Dynamically configurable security for SRAM FPGA bitstreams. Int. J. Embedded Systems\u00a02(1\/2), 73\u201385 (2006)","journal-title":"Int. J. Embedded Systems"},{"key":"18_CR12","doi-asserted-by":"crossref","unstructured":"Zeineddini, A.S., Gaj, K.: Secure partial reconfiguration of FPGAs. In: ICFPT 2005, pp. 155\u2013162 (2005)","DOI":"10.1109\/FPT.2005.1568540"},{"key":"18_CR13","unstructured":"Parelkar, M.M.: Authenticated encryption in hardware. Master\u2019s thesis, George Mason University (2005)"},{"key":"18_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1007\/978-3-540-30556-9_27","volume-title":"Progress in Cryptology - INDOCRYPT 2004","author":"D.A. McGrew","year":"2004","unstructured":"McGrew, D.A., Viega, J.: The security and performance of the Galois\/counter mode (GCM) of operation. In: Canteaut, A., Viswanathan, K. (eds.) INDOCRYPT 2004. LNCS, vol.\u00a03348, pp. 343\u2013355. Springer, Heidelberg (2004)"},{"key":"18_CR15","unstructured":"National Institute of Standards and Technology: Recommendation for the triple data encryption algorithm (TDEA) block cipher (May 2004)"},{"issue":"3","key":"18_CR16","doi-asserted-by":"publisher","first-page":"365","DOI":"10.1145\/937527.937529","volume":"6","author":"P. Rogaway","year":"2003","unstructured":"Rogaway, P., Bellare, M., John, B.: OCB: A block-cipher mode of operation for efficient authenticated encryption. ACM Trans. Information and System Security\u00a06(3), 365\u2013403 (2003)","journal-title":"ACM Trans. Information and System Security"},{"key":"18_CR17","doi-asserted-by":"crossref","unstructured":"Whiting, D., Housley, R., Ferguson, N.: Counter with CBC-MAC (CCM). RFC3610 (September 2003)","DOI":"10.17487\/rfc3610"},{"key":"18_CR18","unstructured":"Bellare, M., Rogaway, P., Wagner, D.: A conventional authenticated-encryption mode (2003), http:\/\/www-08.nist.gov\/groups\/ST\/toolkit\/BCM\/documents\/proposedmodes\/eax\/eax-spec.pdf"},{"key":"18_CR19","unstructured":"Xilinx, Inc.: Virtex-5 User Guide (2007)"},{"key":"18_CR20","unstructured":"Xilinx, I.: Virtex-4 User Guide (2007)"},{"key":"18_CR21","doi-asserted-by":"crossref","unstructured":"Lysaght, P., Blodget, B., Mason, J., Young, J., Bridgford, B.: Enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs. In: FPL 2006, pp. 12\u201317 (2006)","DOI":"10.1109\/FPL.2006.311188"},{"key":"18_CR22","unstructured":"U.S. Department of Commerce\/National Institute of Standards and Technology: Data Encryption Standard (DES). FIPS PUB 46-3 edn. (1999)"},{"key":"18_CR23","doi-asserted-by":"crossref","unstructured":"Dworkin, M.: Recommendation for Block Cipher Modes of Operation. National Institute of Standards and Technology. SP 800-38A edn. (December 2001)","DOI":"10.6028\/NIST.SP.800-38a"},{"key":"18_CR24","doi-asserted-by":"crossref","unstructured":"Satoh, A.: High-speed parallel hardware architecture for Galois counter mode. In: ISCAS 2007, pp. 1863\u20131866 (2007)","DOI":"10.1109\/ISCAS.2007.378278"},{"key":"18_CR25","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1007\/978-3-540-75496-1_8","volume-title":"Information Security","author":"A. Satoh","year":"2007","unstructured":"Satoh, A., Sugawara, T., Aoki, T.: High-speed pipelined hardware architecture for Galois counter mode. In: Garay, J.A., Lenstra, A.K., Mambo, M., Peralta, R. (eds.) ISC 2007. LNCS, vol.\u00a04779, pp. 118\u2013129. Springer, Heidelberg (2007)"},{"key":"18_CR26","unstructured":"Xilinx, Inc.: ML505\/ML506 Evaluation Platform. UG347(v2.4) edn. (October 2007)"},{"key":"18_CR27","unstructured":"Xilinx, Inc.: Early Access Partial Reconfiguration User Guide For ISE 8.1.01i (2006)"},{"key":"18_CR28","unstructured":"Jackson, B.: Partial Reconfiguration Design with PlanAhead 9.2. Xilinx, Inc. (August 2007)"}],"container-title":["Lecture Notes in Computer Science","Advances in Information and Computer Security"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89598-5_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T13:29:56Z","timestamp":1557926996000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89598-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540895978","9783540895985"],"references-count":28,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89598-5_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}