{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:08:01Z","timestamp":1742929681663,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540897392"},{"type":"electronic","value":"9783540897408"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89740-8_3","type":"book-chapter","created":{"date-parts":[[2008,11,27]],"date-time":"2008-11-27T08:14:24Z","timestamp":1227773664000},"page":"31-46","source":"Crossref","is-referenced-by-count":4,"title":["Automatic Pre-Fetch and Modulo Scheduling Transformations for the Cell BE Architecture"],"prefix":"10.1007","author":[{"given":"Nikola","family":"Vuji\u0107","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Gonz\u00e0lez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xavier","family":"Martorell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduard","family":"Ayguad\u00e9","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Peter Hofstee, H.: Power Efficient Processor Architecture and The Cell Processor. In: Proceedings of the 11th Int\u2019l. Symposium on High-Performance Computer Architecture (2005)","DOI":"10.1109\/HPCA.2005.26"},{"key":"3_CR2","doi-asserted-by":"crossref","unstructured":"Pham, D., et al.: The Design and Implementation of a First-Generation Cell Processor. In: Proceedings the IEEE International Solid-State Circuits Conference (2005)","DOI":"10.1109\/ISSCC.2005.1493930"},{"issue":"3","key":"3_CR3","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2006.49","volume":"26","author":"M. Kistler","year":"2006","unstructured":"Kistler, M., et al.: Cell Multiprocessor Communication Network: Built for Speed. IEEE Micro\u00a026(3), 10\u201323 (2006)","journal-title":"IEEE Micro"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Gschwind, M., et al.: A Novel SIMD Architecture for the Cell Heterogeneous Chip-Multiprocessor. In: Hot Chips, vol.\u00a017 (2005)","DOI":"10.1109\/HOTCHIPS.2005.7476576"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Eichenberger, A.E., et al.: Using advanced compiler technology to exploit the performance of the Cell Broadband Engine architecture. IBM Systems Journal\u00a045(1) (2006)","DOI":"10.1147\/sj.451.0059"},{"key":"3_CR6","unstructured":"McCalpin, John, D.: Memory Bandwidth and Machine Balance in Current High Performance Computers. IEEE Computer Society Technical Committee on Computer Architecture (TCCA) (1995)"},{"key":"3_CR7","unstructured":"Ramakrishna Rau, B., et al.: Code Generation Schema for Modulo Scheduling Loops. In: Proccedings of the 25th Annual International Symposium on Microarchitecture (1992)"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Ramakrishna Rau, B., et al.: Iterative Modulo Scheduling: An Algorithm for Software Pipelining Loops. In: Proceedings of the 27th annual International Symposium on Microarchitecture (1994)","DOI":"10.1109\/MICRO.1994.717412"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Lavery, D.M.: Modulo Scheduling of Loops in Control-intensive Non-numeric Programs. In: Proceedings of the 29th annual ACM\/IEEE International Symposium on Microarchitecture (1996)","DOI":"10.1109\/MICRO.1996.566456"},{"key":"3_CR10","unstructured":"Bailey, D., et al.: The NAS parallel benchmarks. Technical Report TR RNR-91-002, NASA Ames (August 1991)"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Sinharoy, B., et al.: POWER 5 system micro-architecture. IBM Journal of Research and Development\u00a049(4\/5) (July\/September 2005)","DOI":"10.1147\/rd.494.0505"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Chen, T., et al.: Prefetching irregular references for software cache on cell. In: Proceedings of the sixth annual IEEE\/ACM international symposium on Code Generation and Optimization, pp. 155\u2013164 (2008)","DOI":"10.1145\/1356058.1356079"},{"issue":"3","key":"3_CR13","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1109\/TVLSI.2006.871759","volume":"14","author":"M. Dasygenis","year":"2006","unstructured":"Dasygenis, M., et al.: A Combined DMA and Application-Specific Prefetching Approach for Tackling the Memory Bottleneck. IEEE Transactions on Very Large Integration (VLSI) Systems\u00a014(3), 279\u2013291 (2006)","journal-title":"IEEE Transactions on Very Large Integration (VLSI) Systems"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Chen, T.-F.: An Effective Programmable Prefetch Engine for On-Chip Caches. In: Proceedings of the 28th Annual International Symposium on Microarchitecture (1995)","DOI":"10.1109\/MICRO.1995.476831"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Batcher, K.W., et al.: Interrupt Triggered Software Prefetching for Embedded CPU Instruction Cache. In: Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium (2006)","DOI":"10.1109\/RTAS.2006.24"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89740-8_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T16:14:52Z","timestamp":1557936892000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89740-8_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540897392","9783540897408"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89740-8_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}