{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T05:39:38Z","timestamp":1742967578283,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540897392"},{"type":"electronic","value":"9783540897408"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89740-8_8","type":"book-chapter","created":{"date-parts":[[2008,11,27]],"date-time":"2008-11-27T08:14:24Z","timestamp":1227773664000},"page":"109-123","source":"Crossref","is-referenced-by-count":6,"title":["On the Scalability of an Automatically Parallelized Irregular Application"],"prefix":"10.1007","author":[{"given":"Martin","family":"Burtscher","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Milind","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitrios","family":"Prountzos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keshav","family":"Pingali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Chernikov, A., Chrisochoides, N.: Parallel 2D Constrained Delaunay Mesh Generation. ACM Transactions on Mathematical Software\u00a034(1) (2008)","DOI":"10.1145\/1322436.1322442"},{"key":"8_CR2","doi-asserted-by":"crossref","unstructured":"Chernikov, A., Chrisochoides, N.: Three-dimensional Delaunay Refinement for Multi-core Processors. In: 22nd International Conference on Supercomputing, pp. 214\u2013224 (2008)","DOI":"10.1145\/1375527.1375560"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Chew, L.P.: Guaranteed-quality Mesh Generation for Curved Surfaces. In: Ninth Annual Symposium on Computational Geometry (1993)","DOI":"10.1145\/160985.161150"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Ghiya, R., Hendren, L.J.: Putting pointer analysis to work. In: 25th Symposium on Principles of Programming Languages, pp. 121\u2013133 (1998)","DOI":"10.1145\/268946.268957"},{"issue":"1","key":"8_CR5","doi-asserted-by":"publisher","first-page":"35","DOI":"10.1109\/71.80123","volume":"1","author":"L.J. Hendren","year":"1990","unstructured":"Hendren, L.J., Nicolau, A.: Parallelizing Programs with Recursive Data Structures. IEEE Transactions on Parallel and Distributed Systems\u00a01(1), 35\u201347 (1990)","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"8_CR6","volume-title":"Optimizing Compilers for Modern Architectures: a Dependence-based Approach","author":"R.J. Allen","year":"2002","unstructured":"Allen, R.J., Kennedy, K.: Optimizing Compilers for Modern Architectures: a Dependence-based Approach. Morgan Kaufmann Publishers Inc., San Francisco (2002)"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Krishnan, V., Torrellas, J.: A Chip-multiprocessor Architecture with Speculative Multithreading. IEEE Transactions on Computers\u00a048(9) (1999)","DOI":"10.1109\/12.795218"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Kulkarni, M., Carribault, P., Pingali, K., Ramanarayanan, G., Walter, B., Bala, K., Chew, L.P.: Scheduling Strategies for Optimistic Parallel Execution of Irregular Programs. In: Symposium on Parallelism in Algorithms and Architectures, pp. 217\u2013228 (2008)","DOI":"10.1145\/1378533.1378575"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Kulkarni, M., Pingali, K., Ramanarayanan, G., Walter, B., Bala, K., Chew, L.P.: Optimistic Parallelism Benefits from Data Partitioning. In: International Conference on Architectural Support for Programming Languages and Operating Systems, vol.\u00a036(1), pp. 233\u2013243 (2008)","DOI":"10.1145\/1346281.1346311"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Kulkarni, M., Pingali, K., Walter, B., Ramanarayanan, G., Bala, K., Chew, L.P.: Optimistic Parallelism Requires Abstractions. In: Conference on Programming Language Design and Implementation, vol.\u00a042(6), pp. 211\u2013222 (2007)","DOI":"10.1145\/1250734.1250759"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Larus, J.R., Hilfinger, P.N.: Detecting Conflicts between Structure Accesses. In: Conference on Programming Language Design and Implementation (1988)","DOI":"10.1145\/53990.53993"},{"key":"8_CR12","volume-title":"Transactional Memory (Synthesis Lectures on Computer Architecture)","author":"J. Larus","year":"2007","unstructured":"Larus, J., Rajwar, R.: Transactional Memory (Synthesis Lectures on Computer Architecture). Morgan & Claypool Publishers, San Francisco (2007)"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Ni, Y., Menon, V.S., Adl-Tabatabai, A.R., Hosking, A.L., Hudson, R.L., Moss, J.E.B., Saha, B., Shpeisman, T.: Open Nesting in Software Transactional Memory. In: 12th Symposium on Principles and Practice of Parallel Programming, pp. 68\u201378 (2007)","DOI":"10.1145\/1229428.1229442"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Ponnusamy, R., Saltz, J., Choudhary, A.: Runtime Compilation Techniques for Data Partitioning and Communication Schedule Reuse. In: Conference on Supercomputing, pp. 361\u2013370 (1993)","DOI":"10.1145\/169627.169752"},{"issue":"2","key":"8_CR15","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1109\/71.752782","volume":"10","author":"L. Rauchwerger","year":"1999","unstructured":"Rauchwerger, L., Padua, D.: The LRPD Test: Speculative Runtime Parallelization of Loops with Privatization and Reduction Parallelization. IEEE Transactions on Parallel Distributed Systems\u00a010(2), 160\u2013180 (1999)","journal-title":"IEEE Transactions on Parallel Distributed Systems"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Sagiv, M., Reps, T., Wilhelm, R.: Parametric Shape Analysis via 3-valued Logic. In: 26th Symposium on Principles of Programming Languages, pp. 105\u2013118 (1999)","DOI":"10.1145\/292540.292552"}],"container-title":["Lecture Notes in Computer Science","Languages and Compilers for Parallel Computing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89740-8_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T16:14:51Z","timestamp":1557936891000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89740-8_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540897392","9783540897408"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89740-8_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}