{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:18:15Z","timestamp":1725520695031},"publisher-location":"Berlin, Heidelberg","reference-count":7,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540898528"},{"type":"electronic","value":"9783540898535"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89853-5_26","type":"book-chapter","created":{"date-parts":[[2008,11,12]],"date-time":"2008-11-12T07:07:17Z","timestamp":1226473637000},"page":"243-252","source":"Crossref","is-referenced-by-count":0,"title":["Impact of Cluster Size on Efficient LUT-FPGA Architecture for Best Area and Delay Trade-Off"],"prefix":"10.1007","author":[{"given":"Khalil","family":"Dayo","sequence":"first","affiliation":[]},{"given":"Abdul Qadeer Khan","family":"Rajput","sequence":"additional","affiliation":[]},{"given":"Bhawani S.","family":"Chowdhry","sequence":"additional","affiliation":[]},{"given":"Narinder","family":"Chowdhry","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"26_CR1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0","volume-title":"Field Programmable Gate Arrays","author":"S. Brown","year":"1992","unstructured":"Brown, S., Francis, R., Rose, J., Vranesic, Z.: Field Programmable Gate Arrays. Kluwer Academic Publishers, Dordrecht (1992)"},{"key":"26_CR2","unstructured":"Xilinx Press Release # 0766, Xilinx Easy Path Solutions (2005)"},{"key":"26_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","volume-title":"Field Programmable Logic and Applications","author":"V. Betz","year":"1997","unstructured":"Betz, V., Rose, J.: VPR: A New Packing, Placement and Routing Tool for FPGA Research. In: Glesner, M., Luk, W. (eds.) FPL 1997. LNCS, vol.\u00a01304, pp. 213\u2013222. Springer, Heidelberg (1997)"},{"key":"26_CR4","doi-asserted-by":"crossref","unstructured":"Krishnamoorthy, S., Swaminathan, S., Tessier, R.: Technology Mapping Algorithms for Hybrid FPGAs Containing Lookup Tables and PLAs. IEEE Trans. on Computer-Aided Design (2003)","DOI":"10.1109\/TCAD.2003.810743"},{"key":"26_CR5","unstructured":"Dayo, K.R., Rajput, A.Q.K., Chowdhry, B.S.: Analysis and Comparison of Synthesizing Algorithms for Area and Delay Minimization in FPGA Architecture. Mehran University Research Journal of Engineering & Technology\u00a025(4) (2006)"},{"key":"26_CR6","first-page":"29","volume":"46-47","author":"K.R. Dayo","year":"2005","unstructured":"Dayo, K.R., Rajput, A.Q.K., Chowdhry, B.S., Siyal, M.Y.: Investigating the Synthesis Algorithms for Area and Delay Minimization in FPGA Design. IEEEP\u00a046-47, 29\u201335 (2005)","journal-title":"IEEEP"},{"key":"26_CR7","doi-asserted-by":"crossref","unstructured":"Ohba, N., Takano, K.: An SoC Design Methodology using FPGAs and Embedded Microprocessors. In: Proceedings of the 41st annual Conference on Design Automation, San Diego, CA, USA (2004)","DOI":"10.1145\/996566.996769"}],"container-title":["Communications in Computer and Information Science","Wireless Networks, Information Processing and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89853-5_26","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T06:12:00Z","timestamp":1557900720000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89853-5_26"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540898528","9783540898535"],"references-count":7,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89853-5_26","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}