{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:18:20Z","timestamp":1725520700423},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540898528"},{"type":"electronic","value":"9783540898535"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89853-5_44","type":"book-chapter","created":{"date-parts":[[2008,11,12]],"date-time":"2008-11-12T12:07:17Z","timestamp":1226491637000},"page":"412-421","source":"Crossref","is-referenced-by-count":1,"title":["Enabling MPSoC Design Space Exploration on FPGAs"],"prefix":"10.1007","author":[{"given":"Ahsan","family":"Shabbir","sequence":"first","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"Bart","family":"Mesman","sequence":"additional","affiliation":[]},{"given":"Henk","family":"Corporaal","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"44_CR1","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1145\/356683.356688","volume":"9","author":"P.H. Enslow Jr.","year":"1977","unstructured":"Enslow Jr., P.H.: Multiprocessor Organization \u2013 A Survey. ACM Computing Surveys\u00a09(1), 103\u2013129 (1977)","journal-title":"ACM Computing Surveys"},{"key":"44_CR2","doi-asserted-by":"crossref","unstructured":"Lee, E.A., Messerschmitt, D.G.: Statis scheduling of synchronous dataflow programs for digital signal processing. IEEE Transactions on Computers (1987)","DOI":"10.1109\/TC.1987.5009446"},{"key":"44_CR3","doi-asserted-by":"crossref","unstructured":"Kumar, A., Fernando, S., Ha, Y., Mesman, B., Corporaal, H.: Multi-processor System-level Synthesis for Multiple Applications on Platform FPGA. In: Proceedings of Field Programmable Logic (FPL) Conference, Amsterdam, The Netherlands, pp. 92\u201397 (2007)","DOI":"10.1109\/FPL.2007.4380631"},{"key":"44_CR4","unstructured":"PowerPC Processor Reference Guide. Xilinx Inc. (2007)"},{"key":"44_CR5","unstructured":"Microblaze Processor Reference Guide. Xilinx Inc. (2007)"},{"key":"44_CR6","unstructured":"www.xilinx.com.www.altera.com"},{"key":"44_CR7","unstructured":"Sriram, S., Bhattacharyya, S.S. (eds.): Embedded Mutiprocessors: Scheduling and Synchronization, Marcel Dekker (2000)"},{"key":"44_CR8","doi-asserted-by":"crossref","unstructured":"Nikolov, H., Stefancov, T., Deprettere, E.: Multi-processor System Design with ESPAM. In: Proc. 4th IEEE\/ACM\/IFIP Int. Conference on HW\/SW Codesign and System Synthesis (CODES-ISSS 2006), Madrid, Spain, pp. 323\u2013328 (2006)","DOI":"10.1145\/1176254.1176306"},{"key":"44_CR9","unstructured":"Kahn, G.: The Semantics of a Simple Language for Parallel Language. In: Proc. of IFIP Congress (1974)"},{"key":"44_CR10","doi-asserted-by":"crossref","unstructured":"Thompson, M., Nikolov, H., Stefanov, T.: A Frame Work For Rapid System-Level Exploration, Synthesis, and Programming of Multimedia MP-Socs. In: Proc. 5th IEEE\/ACM\/IFIP Int. Conf. on HW\/SW Codesign and System Synthesis (CODES-ISSS 2007), Salzburg, Austria (2007)","DOI":"10.1145\/1289816.1289823"},{"key":"44_CR11","doi-asserted-by":"crossref","unstructured":"Wolf, W.: The Future of multiprocessor system on chip. In: Proceedings of 41st Annual Conference on Design Automation (DAC 2004), San Diego, California, pp. 681\u2013685 (2004)","DOI":"10.1145\/996566.996753"},{"key":"44_CR12","unstructured":"Embedded Systems Tools Guide. Xilinx Embedded Development Kit, EDK version 8.2i ed., Xilinx, Inc. (2004)"},{"key":"44_CR13","unstructured":"Fast Simplex Link Channel (FSL), Product Specification Xilinx (2004)"}],"container-title":["Communications in Computer and Information Science","Wireless Networks, Information Processing and Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89853-5_44","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T10:12:02Z","timestamp":1557915122000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89853-5_44"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540898528","9783540898535"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89853-5_44","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}