{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:53:54Z","timestamp":1742385234387,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540898931"},{"type":"electronic","value":"9783540898948"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89894-8_48","type":"book-chapter","created":{"date-parts":[[2008,12,16]],"date-time":"2008-12-16T15:22:24Z","timestamp":1229440944000},"page":"555-568","source":"Crossref","is-referenced-by-count":1,"title":["Fault-Tolerant Cache Coherence Protocols for CMPs: Evaluation and Trade-Offs"],"prefix":"10.1007","author":[{"given":"Ricardo","family":"Fern\u00e1ndez-Pascual","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 M.","family":"Garc\u00eda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manuel E.","family":"Acacio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9","family":"Duato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"48_CR1","unstructured":"Ahmed, A., Conway, P., Hughes, B., Weber, F.: AMD Opteron TM Shared-Memory MP Systems. In: 14th HotChips Symp. (August 2002)"},{"key":"48_CR2","doi-asserted-by":"crossref","unstructured":"Barroso, L.A., Gharachorloo, K., McNamara, R., Nowatzyk, A., Qadeer, S., Sano, B., Smith, S., Stets, R., Verghese, B.: Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing. In: Proc. of 27th Int\u2019l. Symp. on Computer Architecture (ISCA 2000), pp. 282\u2013293 (June 2000)","DOI":"10.1145\/339647.339696"},{"key":"48_CR3","doi-asserted-by":"crossref","unstructured":"Constantinides, K., Plaza, S., Blome, J., Zhang, B., Bertacco, V., Mahlke, S., Austin, T., Orshansky, M.: BulletProof: a defect-tolerant CMP switch architecture. In: 12th Int\u2019l. Symp. on High-Performance Computer Architecture (HPCA 2006), pp. 3\u201314 (February 2006)","DOI":"10.1109\/HPCA.2006.1598108"},{"key":"48_CR4","volume-title":"Parallel Computer Architecture: A Hardware\/Software Approach","author":"D.J. Culler","year":"1999","unstructured":"Culler, D.J., Singh, J.P., Gupta, A.: Parallel Computer Architecture: A Hardware\/Software Approach. Morgan Kaufmann Publishers, San Francisco (1999)"},{"key":"48_CR5","doi-asserted-by":"crossref","unstructured":"Fernndez-Pascual, R., Garc\u00eda, J.M., Acacio, M.E., Duato, J.: A low overhead fault tolerant coherence protocol for CMP architectures. In: 13th Int\u2019l. Symposium on High-Performance Computer Architecture (HPCA 2007), pp. 157\u2013168 (February 2007)","DOI":"10.1109\/HPCA.2007.346194"},{"key":"48_CR6","doi-asserted-by":"crossref","unstructured":"Fern\u00e1ndez-Pascual, R., Garc\u00eda, J.M., Acacio, M.E., Duato, J.: A fault-tolerant directory-based cache coherence protocol for shared-memory architectures. In: The 38th Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN 2008) (June 2008)","DOI":"10.1109\/DSN.2008.4630095"},{"issue":"2","key":"48_CR7","doi-asserted-by":"publisher","first-page":"71","DOI":"10.1109\/40.848474","volume":"20","author":"L. Hammond","year":"2000","unstructured":"Hammond, L., Hubbert, B.A., Siu, M., Prabhu, M.K., Chen, M., Olukotun, K.: The Stanford Hydra CMP. IEEE MICRO Magazine\u00a020(2), 71\u201384 (2000)","journal-title":"IEEE MICRO Magazine"},{"issue":"2","key":"48_CR8","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., Christensson, M., Eskilson, J., Forsgren, D., Hallberg, G., Hogberg, J., Larsson, F., Moestedt, A., Werner, B.: Simics: A full system simulation platform. Computer\u00a035(2), 50\u201358 (2002)","journal-title":"Computer"},{"issue":"4","key":"48_CR9","doi-asserted-by":"publisher","first-page":"92","DOI":"10.1145\/1105734.1105747","volume":"33","author":"M.M.K. Martin","year":"2005","unstructured":"Martin, M.M.K., Sorin, D.J., Beckmann, B.M., Marty, M.R., Xu, M., Alameldeen, A.R., Moore, K.E., Hill, M.D., Wood, D.A.: Multifacet\u2019s general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News\u00a033(4), 92\u201399 (2005)","journal-title":"Computer Architecture News"},{"key":"48_CR10","first-page":"328","volume-title":"11th Int\u2019l Symposium on High-Performance Computer Architecture (HPCA 2005)","author":"M.R. Marty","year":"2005","unstructured":"Marty, M.R., Bingham, J.D., Hill, M.D., Hu, A.J., Martin, M.M.K., Wood, D.A.: Improving multiple-CMP systems using token coherence. In: 11th Int\u2019l Symposium on High-Performance Computer Architecture (HPCA 2005), pp. 328\u2013339. IEEE Computer Society, Los Alamitos (2005)"},{"key":"48_CR11","unstructured":"Mukherjee, S.S., Emer, J., Reinhardt, S.K.: The soft error problem: An architectural perspective. In: 11th Int\u2019l Symposium on High-Performance Computer Architecture (HPCA 2005) (February 2005)"},{"issue":"5","key":"48_CR12","doi-asserted-by":"publisher","first-page":"434","DOI":"10.1109\/MDT.2005.104","volume":"22","author":"S. Murali","year":"2005","unstructured":"Murali, S., Theocharides, T., Vijaykrishnan, N., Irwin, M.J., Benini, L., De Micheli, G.: Analysis of error recovery schemes for networks on chips. IEEE Design and Test of Computers\u00a022(5), 434\u2013442 (2005)","journal-title":"IEEE Design and Test of Computers"},{"key":"48_CR13","doi-asserted-by":"crossref","unstructured":"Park, D., Nicopoulos, C., Kim, J., Vijaykrishnan, N., Das, C.R.: Exploring fault-tolerant network-on-chip architectures. In: Procs. of the 2006 Int\u2019l Conf. on Dependable Systems and Networks (DSN 2006), pp. 93\u2013104 (2006)","DOI":"10.1109\/DSN.2006.35"},{"issue":"2","key":"48_CR14","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1109\/MM.2002.997877","volume":"22","author":"M.B. Taylor","year":"2002","unstructured":"Taylor, M.B., Kim, J., Miller, J., Wentzlaff, D., Ghodrat, F., Greenwald, B., Hoffman, H.: The raw microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro\u00a022(2), 25\u201335 (2002)","journal-title":"IEEE Micro"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing - HiPC 2008"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89894-8_48","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T06:23:43Z","timestamp":1738823023000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89894-8_48"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540898931","9783540898948"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89894-8_48","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}