{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:39:49Z","timestamp":1725521989715},"publisher-location":"Berlin, Heidelberg","reference-count":16,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540898931"},{"type":"electronic","value":"9783540898948"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89894-8_5","type":"book-chapter","created":{"date-parts":[[2008,12,16]],"date-time":"2008-12-16T10:22:24Z","timestamp":1229422944000},"page":"6-17","source":"Crossref","is-referenced-by-count":2,"title":["Improving Performance of Digest Caches in Network Processors"],"prefix":"10.1007","author":[{"given":"Girish","family":"Chandramohan","sequence":"first","affiliation":[]},{"given":"Govindarajan","family":"Ramaswamy","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"5_CR1","first-page":"206","volume-title":"PACT 2003: Proc. of the 12th Intl. Conf. on Parallel Arch and Compilation Techniques","author":"J.L. Baer","year":"2003","unstructured":"Baer, J.L., Low, D., Crowley, P., Sidhwaney, N.: Memory Hierarchy Design for a Multiprocessor Look-up Engine. In: PACT 2003: Proc. of the 12th Intl. Conf. on Parallel Arch and Compilation Techniques, p. 206. IEEE Computer Society, Los Alamitos (2003)"},{"issue":"3","key":"5_CR2","doi-asserted-by":"publisher","first-page":"238","DOI":"10.1145\/1108956.1108958","volume":"37","author":"D.E. Taylor","year":"2005","unstructured":"Taylor, D.E.: Survey and taxonomy of packet classification techniques. ACM Comput. Surv.\u00a037(3), 238\u2013275 (2005)","journal-title":"ACM Comput. Surv."},{"issue":"2","key":"5_CR3","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/65.912717","volume":"12","author":"P. Gupta","year":"2001","unstructured":"Gupta, P., McKeown, N.: Algorithms for packet classification. IEEE Network\u00a012(2), 24\u201332 (2001)","journal-title":"IEEE Network"},{"key":"5_CR4","first-page":"1","volume-title":"ANCS 2005: Proc. of the 2005 symp. on Architectures for networking and comm. sys.","author":"J. Mudigonda","year":"2005","unstructured":"Mudigonda, J., Vin, H.M., Yavatkar, R.: Overcoming the memory wall in packet processing: hammers or ladders? In: ANCS 2005: Proc. of the 2005 symp. on Architectures for networking and comm. sys., pp. 1\u201310. ACM Press, New York (2005)"},{"key":"5_CR5","first-page":"1","volume-title":"Supercomputing 2002: Proc. of the 2002 ACM\/IEEE conf. on Supercomput.","author":"K. Gopalan","year":"2002","unstructured":"Gopalan, K., cker Chiueh, T.: Improving route lookup performance using network processor cache. In: Supercomputing 2002: Proc. of the 2002 ACM\/IEEE conf. on Supercomput., pp. 1\u201310. IEEE Computer Society Press, Los Alamitos (2002)"},{"key":"5_CR6","unstructured":"Li, K., Chang, F., Berger, D., chang Feng, W.: Architectures for packet classification caching. In: ICON 2003: The 11th IEEE Intl. Conf. on Networks, September 28-October 1, 2003, pp. 111\u2013117 (2003)"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Chang, F., Chang Feng, W., Chi Feng, W., Li, K.: Efficient packet classification with digest caches. In: NP 3: Workshop on Network Procs. and Appns. (2004)","DOI":"10.1016\/B978-012088476-6\/50004-6"},{"key":"5_CR8","unstructured":"Intel: Intel IXP2400 Network Processor Hardware Reference Manual (November 2003)"},{"issue":"2-3","key":"5_CR9","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1147\/rd.472.0177","volume":"47","author":"J.R. Allen","year":"2003","unstructured":"Allen, J.R., et al.: IBM PowerNP network processor: Hardware, software, and applications. IBM J. Res. Dev.\u00a047(2-3), 177\u2013193 (2003)","journal-title":"IBM J. Res. Dev."},{"key":"5_CR10","unstructured":"C-Port Corporation: C-5\u00a0Network\u00a0Processor\u00a0D0\u00a0Architecture\u00a0Guide (2001)"},{"key":"5_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"149","DOI":"10.1007\/3-540-45997-9_12","volume-title":"Trends in Network and Pervasive Computing - ARCS 2002","author":"T. Wolf","year":"2002","unstructured":"Wolf, T., Franklin, M.A.: Design tradeoffs for embedded network processors. In: Schmeck, H., Ungerer, T., Wolf, L. (eds.) ARCS 2002. LNCS, vol.\u00a02299, pp. 149\u2013164. Springer, Heidelberg (2002)"},{"key":"5_CR12","first-page":"309","volume-title":"SIGCOMM 2002: Proc. of the 2002 conf. on Applications, technologies, arch. and protocols for comp. commn.","author":"Y. Zhang","year":"2002","unstructured":"Zhang, Y., Breslau, L., Paxson, V., Shenker, S.: On the characteristics and origins of internet flow rates. In: SIGCOMM 2002: Proc. of the 2002 conf. on Applications, technologies, arch. and protocols for comp. commn., pp. 309\u2013322. ACM, New York (2002)"},{"key":"5_CR13","unstructured":"National Laboratory for Applied Network Research, http:\/\/pma.nlanr.net"},{"key":"5_CR14","doi-asserted-by":"publisher","first-page":"61","DOI":"10.1109\/MASCOTS.2006.30","volume-title":"MASCOTS 2006: Proc. of the 14th IEEE Intl. Symp. on Modeling, Analysis and Simulation","author":"D.G. Feitelson","year":"2006","unstructured":"Feitelson, D.G.: Metrics for mass-count disparity. In: MASCOTS 2006: Proc. of the 14th IEEE Intl. Symp. on Modeling, Analysis and Simulation, Washington, DC, USA, pp. 61\u201368. IEEE Computer Society, Los Alamitos (2006)"},{"key":"5_CR15","first-page":"235","volume-title":"PACT 2007: Proc. of the 16th Intl. Conf. on Parallel Arch and Compilation Techniques","author":"Y. Etsion","year":"2007","unstructured":"Etsion, Y., Feitelson, D.G.: L1 cache filtering through random selection of memory references. In: PACT 2007: Proc. of the 16th Intl. Conf. on Parallel Arch and Compilation Techniques, pp. 235\u2013244. IEEE Computer Society, Los Alamitos (2007)"},{"key":"5_CR16","first-page":"381","volume-title":"ISCA 2007: Proc. of the 34th annual Intl. symp. on Comp. arch.","author":"M.K. Qureshi","year":"2007","unstructured":"Qureshi, M.K., Jaleel, A., Patt, Y.N., Steely, S.C., Emer, J.: Adaptive insertion policies for high performance caching. In: ISCA 2007: Proc. of the 34th annual Intl. symp. on Comp. arch., pp. 381\u2013391. ACM, New York (2007)"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing - HiPC 2008"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89894-8_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T05:41:58Z","timestamp":1557985318000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89894-8_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540898931","9783540898948"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89894-8_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}