{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T18:45:27Z","timestamp":1743101127329,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":15,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540899846"},{"type":"electronic","value":"9783540899853"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89985-3_30","type":"book-chapter","created":{"date-parts":[[2008,11,22]],"date-time":"2008-11-22T03:39:50Z","timestamp":1227325190000},"page":"243-250","source":"Crossref","is-referenced-by-count":0,"title":["System-Level Assertion-Based Performance Verification for Embedded Systems"],"prefix":"10.1007","author":[{"given":"Hassan","family":"Hatefi-Ardakani","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Amir Masoud","family":"Gharehbaghi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shaahin","family":"Hessabi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"30_CR1","unstructured":"Property Specification Language (PSL) Reference Manual, http:\/\/www.eda.org"},{"key":"30_CR2","unstructured":"OpenVera Assertions White Paper. Synopsys, Inc., Mountain View (2002)"},{"key":"30_CR3","doi-asserted-by":"crossref","unstructured":"Balarin, F., Watanabe, Y., Burch, J., Lavagno, L., Passerone, R., Sangiovanni-Vincentelli, A.: Constraints specification at higher levels of abstraction. In: International Workshop on High Level Design Validation and Test, Monterey, CA, USA, pp. 129\u2013133 (2001)","DOI":"10.1109\/HLDVT.2001.972819"},{"key":"30_CR4","unstructured":"Chen, X., Hsieh, H., Balarin, F., Watanabe, Y.: Verifying LOC based functional and performance constraints. In: International Workshop on High Level Design Validation and Test, San Francisco, CA, USA, pp. 83\u201388 (2003)"},{"issue":"8","key":"30_CR5","doi-asserted-by":"publisher","first-page":"1243","DOI":"10.1109\/TCAD.2004.831575","volume":"23","author":"X. Chen","year":"2004","unstructured":"Chen, X., Hsieh, H., Balarin, F., Watanabe, Y.: Logic of constraints: a quantitative performance and functional constraint formalism. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a023(8), 1243\u20131255 (2004)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"30_CR6","doi-asserted-by":"crossref","unstructured":"Chen, X., Hsieh, H., Balarin, F., Watanabe, Y.: Automatic trace analysis for logic of constraints. In: 40th Design Automation Conference, Anaheim, CA, USA, pp. 460\u2013465 (2003)","DOI":"10.1145\/775832.775952"},{"key":"30_CR7","doi-asserted-by":"crossref","unstructured":"Ramanathan, D., Jejurikar, R., Gupta, R.K.: Timing driven co-design of networked embedded systems. In: Proceedings of the 2000 conference on Asia South Pacific design automation, Yokohama, Japan, pp. 117\u2013122 (2000)","DOI":"10.1145\/368434.368589"},{"key":"30_CR8","doi-asserted-by":"crossref","unstructured":"Dasdan, A., Ramanathan, D., Gupta, R.K.: A timing driven design and validation methodology for embedded real-time systems. ACM Trans. on Design Automation of Electronic Systems\u00a03(2) (1998)","DOI":"10.1145\/296333.296338"},{"key":"30_CR9","doi-asserted-by":"crossref","unstructured":"Dasdan, A., Ramanathan, D., Gupta, R.K.: Rate derivation and its applications to reactive real-time embedded systems. In: 35th Design automation Conference, pp. 263\u2013268 (1998)","DOI":"10.1145\/277044.277118"},{"key":"30_CR10","first-page":"2","volume-title":"Euro. Design and Test Conf.","author":"A. Dasdan","year":"1997","unstructured":"Dasdan, A., Mathur, A., Gupta, R.K.: RATAN: A tool for rate analysis and rate constraint debugging for embedded systems. In: Euro. Design and Test Conf., pp. 2\u20136. IEEE Press, Los Alamitos (1997)"},{"key":"30_CR11","unstructured":"Goudarzi, M., Hessabi, S., Mycroft, A.: Object-oriented ASIP design and synthesis. In: Forum on Design & Specification Languages (FDL), Germany (2003)"},{"key":"30_CR12","doi-asserted-by":"publisher","first-page":"394","DOI":"10.1007\/11512622_42","volume-title":"Embedded Computer Systems: Architectures, Modeling, and Simulation","author":"M. Goudarzi","year":"2005","unstructured":"Goudarzi, M., Hessabi, S.: The ODYSSEY tool-set for system-level synthesis of object-oriented models Embedded Computer Systems. In: H\u00e4m\u00e4l\u00e4inen, T.D., Pimentel, A.D., Takala, J., Vassiliadis, S. (eds.) SAMOS 2005, vol.\u00a03553, pp. 394\u2013403. Springer, Heidelberg (2005)"},{"key":"30_CR13","volume-title":"International Conference on Microelectronics (ICM 2005)","author":"N. MohammadZadeh","year":"2005","unstructured":"MohammadZadeh, N., Hessabi, S., Goudarzi, M.: Software Implementation of MPEG2 Decoder on an ASIP JPEG Processor. In: International Conference on Microelectronics (ICM 2005). IEEE Press, Islamabad (2005)"},{"key":"30_CR14","doi-asserted-by":"crossref","unstructured":"Ecker, W., Esen, V., Velten, M., Hull, M.: Requirements and Concepts for Transaction Level Assertions. In: 24th International Conference on Computer Design (ICCD 2006), San Jose, California (2006)","DOI":"10.1109\/ICCD.2006.4380830"},{"key":"30_CR15","volume-title":"International Conference on Microelectronics (ICM 2007)","author":"H. Hatefi-Ardakani","year":"2007","unstructured":"Hatefi-Ardakani, H., Gharebaghi, A.M., Hessabi, S.: A Performance and Functional Assertion-Based Verification Methodology at Transaction-Level. In: International Conference on Microelectronics (ICM 2007), IEEE Press, Egypt (2007)"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science and Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89985-3_30","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,3]],"date-time":"2025-02-03T04:07:38Z","timestamp":1738555658000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89985-3_30"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540899846","9783540899853"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89985-3_30","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}