{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T02:18:19Z","timestamp":1742955499153,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":14,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540899846"},{"type":"electronic","value":"9783540899853"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89985-3_82","type":"book-chapter","created":{"date-parts":[[2008,11,21]],"date-time":"2008-11-21T22:39:50Z","timestamp":1227307190000},"page":"671-678","source":"Crossref","is-referenced-by-count":0,"title":["Performance Enhancement of Asynchronous Circuits"],"prefix":"10.1007","author":[{"given":"Somaye","family":"Raoufifard","sequence":"first","affiliation":[]},{"given":"Behnam","family":"Ghavami","sequence":"additional","affiliation":[]},{"given":"Mehrdad","family":"Najibi","sequence":"additional","affiliation":[]},{"given":"Hossein","family":"Pedram","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"82_CR1","doi-asserted-by":"crossref","unstructured":"Burns, S.M., Martin, A.J.: Performance Analysis and Optimization of Asynchronous circuits. In: Advanced Research in VLSI conference, Santa Cruz, CA (1991)","DOI":"10.21236\/ADA447732"},{"key":"82_CR2","unstructured":"Kim, S.: Pipeline Optimization for Asynchronous circuits. PHD Thesis, University of Southern California (2003)"},{"key":"82_CR3","unstructured":"http:\/\/www.async.ir\/persia\/persia.php"},{"key":"82_CR4","doi-asserted-by":"crossref","unstructured":"Seifhashemi, A., Pedram, H.: Verilog HDL, Powered by PLI: a Suitable Framework for Describing and Modeling Asynchronous Circuits at All Levels of Abstraction. In: Proc. Of 40th, DAC, Anneheim, CA, USA (2003)","DOI":"10.1145\/775914.775917"},{"key":"82_CR5","unstructured":"Wong, C.G.: High-Level Synthesis and Rapid prototyping of Asynchronous VLSI Systems. PhD\u2019s thesis, Caltech institute of technology (2004)"},{"key":"82_CR6","unstructured":"Lines, A.M.: Pipelined asynchronous circuits. Master\u2019s thesis, California Institute of Technology, Computer Science Department, CS-TR-95-21 (1995)"},{"key":"82_CR7","unstructured":"Beerel, P.A., Kim, N.H., Lines, A., Davies, M.: Slack Matching Asynchronous Designs. In: Proceedings of the 12th IEEE International Symposium on Asynchronous Circuits and Systems, Washington, DC, USA (2006)"},{"key":"82_CR8","volume-title":"Petri Net Theory and the Modeling of Systems","author":"J.L. Peterson","year":"1981","unstructured":"Peterson, J.L.: Petri Net Theory and the Modeling of Systems. Prentice-Hall, Englewood Cliffs (1981)"},{"key":"82_CR9","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1016\/0012-365X(78)90078-X","volume":"23","author":"R.M. Karp","year":"1978","unstructured":"Karp, R.M.: A Characterization of the Minimum Cycle Mean in a Diagraph. Discrete Mathematics\u00a023, 309\u2013311 (1978)","journal-title":"Discrete Mathematics"},{"key":"82_CR10","volume-title":"Proc. Of the 12th IEEE International Symposium on Asynchronous Circuits and Systems","author":"P. Prakash","year":"2006","unstructured":"Prakash, P., Martin, A.J.: Slack Matching Quasi Delay-Insensitive Circuits. In: Proc. Of the 12th IEEE International Symposium on Asynchronous Circuits and Systems. IEEE Computer Society press, Los Alamitos (2006)"},{"key":"82_CR11","doi-asserted-by":"crossref","unstructured":"Kirkpatrik, S., Gellatt, C.D., Vecchi, M.P.: Optimization by Simulated Annealing. Science\u00a0220(4598) (1983)","DOI":"10.1126\/science.220.4598.671"},{"key":"82_CR12","doi-asserted-by":"crossref","unstructured":"Venkataramani, G., Goldstein, S.C.: Leveraging Protocol Knowledge in Slack Matching. In: Proc. of ICCAD 2006, San Jose, CA (2006)","DOI":"10.1109\/ICCAD.2006.320019"},{"key":"82_CR13","doi-asserted-by":"crossref","unstructured":"Najibi, M., Niknahad, M., Pedram, H.: Performance Evaluation of Asynchronous Circuits Using Abstract Probabilistic Timed Petri Nets with Choice. ISVLSI (2007)","DOI":"10.1109\/ISVLSI.2007.80"},{"key":"82_CR14","doi-asserted-by":"crossref","unstructured":"Ghavami, B., et al.: A Fast and Accurate Power Estimation Methodology for QDI Asynchronous Circuits. PATMOS, 463\u2013473 (2007)","DOI":"10.1007\/978-3-540-74442-9_45"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science and Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89985-3_82","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,20]],"date-time":"2019-05-20T21:31:53Z","timestamp":1558387913000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89985-3_82"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540899846","9783540899853"],"references-count":14,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89985-3_82","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}