{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T06:48:04Z","timestamp":1742971684664,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":11,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540899846"},{"type":"electronic","value":"9783540899853"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89985-3_84","type":"book-chapter","created":{"date-parts":[[2008,11,22]],"date-time":"2008-11-22T03:39:50Z","timestamp":1227325190000},"page":"689-696","source":"Crossref","is-referenced-by-count":0,"title":["Evaluating the Metro-on-Chip Methodology to Improve the Congestion and Routability"],"prefix":"10.1007","author":[{"given":"Ali","family":"Jahanian","sequence":"first","affiliation":[]},{"given":"Morteza","family":"Saheb Zamani","sequence":"additional","affiliation":[]},{"given":"Mostafa","family":"Rezvani","sequence":"additional","affiliation":[]},{"given":"Mehrdad","family":"Najibi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"84_CR1","doi-asserted-by":"crossref","unstructured":"Carloni, L.P., Sangiovani-Vincentelli, A.L.: On-chip Communication Design: Roadblocks and Avenues. In: CODES+ISSS, pp. 75\u201376 (2003)","DOI":"10.1145\/944645.944666"},{"issue":"1","key":"84_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1132952.1132953","volume":"38","author":"T. Bjerregaard","year":"2006","unstructured":"Bjerregaard, T., Mahadeven, S.: A Survey of Research and Practices of Network-on-Chip. ACM Computing Surveys\u00a038(1), 1\u201351 (2006)","journal-title":"ACM Computing Surveys"},{"key":"84_CR3","doi-asserted-by":"crossref","unstructured":"Meincke, T., et al.: Globally Asynchronous Locally Synchronous Architecture for Large High-performance ASICs. In: International Symposium on Circuits and Systems, pp. 512\u2013515 (1999)","DOI":"10.1109\/ISCAS.1999.780794"},{"key":"84_CR4","unstructured":"Lee, S.J., Kim, K., Kim, H., Cho, N., Yoo, H.J.: Adaptive Network-on-Chip with Wave-front Train Serialization Scheme. In: VLSI Circuits, pp. 104\u2013107 (2005)"},{"key":"84_CR5","doi-asserted-by":"crossref","unstructured":"Teifle, J., Manohar, R.: A High-speed Clockless Serial Link Transceiver. In: International Symposium on Asynchronous Design, pp. 151\u2013161 (2003)","DOI":"10.1109\/ASYNC.2003.1199175"},{"key":"84_CR6","unstructured":"Dobkin, R., Kolodny, A., Morgenshtein, A.: Fast Asynchronous Bit-serial Interconnects for Network-on-Chip. In: International Symposium on Asynchronous Design, pp. 117\u2013127 (2006)"},{"issue":"16","key":"84_CR7","doi-asserted-by":"publisher","first-page":"510","DOI":"10.1587\/elex.4.510","volume":"4","author":"A. Jahanian","year":"2007","unstructured":"Jahanian, A., Saheb Zamani, M.: Metro-on-Chip: an Efficient Physical Design Technique for Congestion Reduction. IEICE Electronics Express\u00a04(16), 510\u2013516 (2007)","journal-title":"IEICE Electronics Express"},{"key":"84_CR8","doi-asserted-by":"crossref","unstructured":"Taghavi, T., Yang, T., Choi, B.-K.: Dragon2005: Large Scale Mixed Size Placement Tool. In: International Symposium on Asynchronous Design, pp. 245\u2013247 (2005)","DOI":"10.1145\/1055137.1055191"},{"key":"84_CR9","unstructured":"IWLS Benchmarks, http:\/\/iwls.org\/iwls2005\/benchmarks.html"},{"key":"84_CR10","doi-asserted-by":"crossref","unstructured":"Saeedi, M., Saheb Zamani, M., Jahanian, A.: Prediction and Reduction of Routing Congestion. In: International Symposium on Physical Design, pp. 72\u201377 (2006)","DOI":"10.1145\/1123008.1123023"},{"key":"84_CR11","unstructured":"STD-Cell PathFinder Global router (2007), http:\/\/ceit.aut.ac.ir\/~eda"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science and Engineering"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89985-3_84","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,3]],"date-time":"2025-02-03T04:08:35Z","timestamp":1738555715000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89985-3_84"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540899846","9783540899853"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89985-3_84","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}