{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:15:06Z","timestamp":1743092106339,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540899846"},{"type":"electronic","value":"9783540899853"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89985-3_85","type":"book-chapter","created":{"date-parts":[[2008,11,21]],"date-time":"2008-11-21T22:39:50Z","timestamp":1227307190000},"page":"697-704","source":"Crossref","is-referenced-by-count":0,"title":["Sequential Equivalence Checking Using a Hybrid Boolean-Word Level Decision Diagram"],"prefix":"10.1007","author":[{"given":"Bijan","family":"Alizadeh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"5","key":"85_CR1","doi-asserted-by":"publisher","first-page":"356","DOI":"10.1049\/ip-cdt:20041046","volume":"151","author":"B. Alizadeh","year":"2004","unstructured":"Alizadeh, B., Navabi, Z.: Word level symbolic simulation in processor verification. IEE Proceedings Computers and Digital Techniques Journal\u00a0151(5), 356\u2013366 (2004)","journal-title":"IEE Proceedings Computers and Digital Techniques Journal"},{"issue":"9","key":"85_CR2","doi-asserted-by":"publisher","first-page":"1188","DOI":"10.1109\/TC.2006.153","volume":"55","author":"M. Ciesielski","year":"2006","unstructured":"Ciesielski, M., Kalla, P., Askar, S.: Taylor Expansion Diagrams: A Canonical Representation for verification of data flow designs. IEEE Transactions on computers\u00a055(9), 1188\u20131201 (2006)","journal-title":"IEEE Transactions on computers"},{"key":"85_CR3","unstructured":"Alizadeh, B., Fujita, M.: A hybrid approach for equivalence checking between system level and RTL descriptions. In: 6th International Workshop on Logic and Synthesis (IWLS), pp. 298\u2013304 (2007)"},{"key":"85_CR4","doi-asserted-by":"crossref","unstructured":"Koelbl, A., Lu, Y., Mathur, A.: Embedded tutorial: Formal equivalence checking between system-level models and RTL. In: Proceedings of ICCAD, pp. 965\u2013971 (2005)","DOI":"10.1109\/ICCAD.2005.1560201"},{"key":"85_CR5","doi-asserted-by":"crossref","unstructured":"Vasudevan, S., Viswanath, V., Abraham, J., Tu, J.: Automatic Decomposition for Sequential Equivalence Checking of System Level and RTL Descriptions. In: Proceedings of Formal Methods and Modes for Co-Design (Memocode), pp. 71\u201380 (2006)","DOI":"10.1109\/MEMCOD.2006.1695903"},{"key":"85_CR6","doi-asserted-by":"crossref","unstructured":"Feng, X., Hu, A.: Early Cutpoint Insertion for High-Level Software vs. RTL Formal Combinational Equivalence Verification. In: Proceedings of the 43th Design Automation Conference (DAC), pp. 1063\u20131068 (2006)","DOI":"10.1145\/1146909.1147178"},{"key":"85_CR7","doi-asserted-by":"crossref","unstructured":"Kroening, D., Clarke, E., Yorav, K.: Behavioral consistency of C and Verilog programs using bounded model checking. In: Proceedings of the 40th Design Automation Conference (DAC), pp. 368\u2013371 (2003)","DOI":"10.1145\/775925.775928"},{"key":"85_CR8","unstructured":"Jain, H., Kroening, D., Clarke, E.: Verification of SpecC using Predicate Abstraction. In: Proceedings of Formal Methods and Models for Co-Design (Memocode), pp. 7\u201316 (2004)"},{"key":"85_CR9","doi-asserted-by":"crossref","unstructured":"Karfa, C., Mandal, C., Sarkar, D., Pentakota, S.R., Reade, C.: A Formal Verification Method of Scheduling in High-level Synthesis. In: Proceedings of the 7th International Symposium on Quality Electronic Design (ISQED), pp. 71\u201378 (2006)","DOI":"10.1109\/ISQED.2006.10"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science and Engineering"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89985-3_85","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T13:09:04Z","timestamp":1557925744000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89985-3_85"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540899846","9783540899853"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89985-3_85","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}