{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T15:39:44Z","timestamp":1743089984457,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":9,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540899846"},{"type":"electronic","value":"9783540899853"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-89985-3_86","type":"book-chapter","created":{"date-parts":[[2008,11,21]],"date-time":"2008-11-21T22:39:50Z","timestamp":1227307190000},"page":"705-713","source":"Crossref","is-referenced-by-count":0,"title":["A Circuit Model for Fault Tolerance in the Reliable Assembly of Nano-systems"],"prefix":"10.1007","author":[{"given":"Masoud","family":"Hashempour","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zahra","family":"Mashreghian Arani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"86_CR1","first-page":"43","volume-title":"Automata Studies","author":"J. Neumann von","year":"1955","unstructured":"von Neumann, J.: Probabilistic logics and the synthesis of reliale organisms from unreliable components. In: Shannon, C.E., McCarthy, J. (eds.) Automata Studies, pp. 43\u201398. Princeton University Press, Princeton (1955)"},{"key":"86_CR2","first-page":"203","volume":"13","author":"R.L. Dobrushin","year":"1977","unstructured":"Dobrushin, R.L., Ortyukov, S.I.: Upper bound on the redundancy of self-correcting arrangements of unreliable functional elements. Prob. Inform. Trans.\u00a013, 203\u2013218 (1977)","journal-title":"Prob. Inform. Trans."},{"key":"86_CR3","doi-asserted-by":"publisher","first-page":"1299","DOI":"10.1109\/18.669417","volume":"44","author":"W. Evans","year":"1998","unstructured":"Evans, W., Pippenger, N.: On the maximum tolerable noise for reliable computation by formulas. IEEE Transactions on Information Theory\u00a044, 1299\u20131305 (1998)","journal-title":"IEEE Transactions on Information Theory"},{"issue":"4","key":"86_CR4","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1109\/TNANO.2002.807393","volume":"1","author":"J. Han","year":"2002","unstructured":"Han, J., Jonker, P.: A system architecture solution for unreliable nonoelectronic devices. IEEE Trans. on Nanotechnology\u00a01(4), 201\u2013208 (2002)","journal-title":"IEEE Trans. on Nanotechnology"},{"key":"86_CR5","doi-asserted-by":"publisher","first-page":"907","DOI":"10.1109\/ICVD.2004.1261046","volume-title":"Proceedings of the 17th International Conference on VLSI Design (VLSID 2004)","author":"G. Norman","year":"2004","unstructured":"Norman, G., Parker, D., Kwiatowska, M., Shukla, S.K.: Evaluating the reliability of defect-tolerant architectures for nanotechnology with probabilistic model checking. In: Proceedings of the 17th International Conference on VLSI Design (VLSID 2004), Mumbai, India, pp. 907\u2013912. IEEE Computer Society, Los Alamitos (2004)"},{"key":"86_CR6","unstructured":"Qi, Y., Gao, J., Fortes, J.A.B.: Probabilistic computation: a general framework for fault tolerant nanoelectronic systems. Adv. Comput. Inform. Processing Lab., Univ. Florida, Gainesville, FL, Tech. Rep. TR-ACIS-03-002 (November 2003)"},{"key":"86_CR7","doi-asserted-by":"crossref","unstructured":"Lent, C.S., Tougaw, P.D.: A device architecture for computing with quantum dots. Proc. of the IEEE 85, 541\u2013557 (1997)","DOI":"10.1109\/5.573740"},{"key":"86_CR8","doi-asserted-by":"crossref","unstructured":"Han, J., Taylor, E., Gao, J., Fortes, J.: Reliability modeling of nanoelectronic circuits. In: Proc. 5th IEEE Conference on Nanotechnology, Nagoya (2005)","DOI":"10.1109\/NANO.2006.247660"},{"key":"86_CR9","doi-asserted-by":"crossref","unstructured":"Gao, J.B., Qi, Y., Fortes, J.: Bifurcations and fundamental error bounds for fault-tolerant computations. IEEE Trans. on Nanotechnology (to appear)","DOI":"10.1109\/TNANO.2005.851289"}],"container-title":["Communications in Computer and Information Science","Advances in Computer Science and Engineering"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-89985-3_86","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,15]],"date-time":"2019-05-15T13:09:33Z","timestamp":1557925773000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-89985-3_86"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540899846","9783540899853"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-89985-3_86","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2008]]}}}