{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T05:29:54Z","timestamp":1738733394435,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":47,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540922209"},{"type":"electronic","value":"9783540922216"}],"license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008]]},"DOI":"10.1007\/978-3-540-92221-6_25","type":"book-chapter","created":{"date-parts":[[2008,12,3]],"date-time":"2008-12-03T08:25:04Z","timestamp":1228292704000},"page":"388-407","source":"Crossref","is-referenced-by-count":11,"title":["Power-Aware Real-Time Scheduling upon Dual CPU Type Multiprocessor Platforms"],"prefix":"10.1007","author":[{"given":"Jo\u00ebl","family":"Goossens","sequence":"first","affiliation":[]},{"given":"Dragomir","family":"Milojevic","sequence":"additional","affiliation":[]},{"given":"Vincent","family":"N\u00e9lis","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"25_CR1","unstructured":"Baruah, S., Anderson, J.: Energy-aware implementation of hard-real-time systems upon multiprocessor platform. In: Proceedings of the 16th International Conference on Parallel and Distributed Computing Systems, pp. 430\u2013435 (August 2003)"},{"key":"25_CR2","unstructured":"Jerraya, A., Wolf, W.: Multiprocessor Systems-on-Chips. Morgan Kaufmann, Elsevier (2005)"},{"key":"25_CR3","unstructured":"Veeravalli, B., Goh, L., Viswanathan, S.: Design of fast and efficient energy-aware gradient-based scheduling algorithms heterogeneous embedded multiprocessor systems. IEEE Transactions on Parallel and Distributed Systems\u00a099(1) (2008)"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Gorjiara, B., Bagherzadeh, N., Chou, P.: An efficient voltage scaling algorithm for complex SoCs with few number of voltage modes. In: Proceedings of 2004 International Symposium on Low Power Electronics and Design, pp. 381\u2013386 (2004)","DOI":"10.1145\/1013235.1013326"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"Gorjiara, B., Bagherzadeh, N., Chou, P.: Ultra-fast and efficient algorithm for energy optimization by gradient-based stochastic voltage and task scheduling. ACM Transactions on Design Automation of Electronic Systems\u00a012(4) (September 2007)","DOI":"10.1145\/1278349.1278352"},{"key":"25_CR6","doi-asserted-by":"crossref","unstructured":"Gorjiara, B., Chou, P., Bagherzadeh, N., Reshadi, M., Jensen, D.: Fast and efficient voltage scheduling by evolutionary slack distribution. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 659\u2013662 (January 2004)","DOI":"10.1109\/ASPDAC.2004.1337674"},{"key":"25_CR7","doi-asserted-by":"crossref","unstructured":"Gruian, F., Kuchcinski, K.: Lenes: Task scheduling for low-energy systems using variable supply voltage processors. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 449\u2013455 (January 2001)","DOI":"10.1145\/370155.370511"},{"key":"25_CR8","doi-asserted-by":"crossref","unstructured":"Liu, Y., Veeravalli, B., Viswanathan, S.: Novel critical-path based low-energy scheduling algorithms for heterogeneous multiprocessor real-time embedded systems. In: 13th International Conference on Parallel and Distributed Systems, pp. 1\u20138 (2007)","DOI":"10.1109\/RTCSA.2007.33"},{"key":"25_CR9","unstructured":"Luo, J., Jha, N.K.: Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems. In: Proceedings of International Conference on Computer-Aided Design, pp. 357\u2013364 (November 2000)"},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"Rae, A., Parameswaran, S.: Voltage reduction of application-specific heterogeneous multiprocessor systems for power minimisation. In: Proceedings of Design Automation Conference, pp. 147\u2013152 (2000)","DOI":"10.1145\/368434.368594"},{"key":"25_CR11","unstructured":"Yu, Y., Prasanna, V.K.: Resource allocation for independent real-time tasks in heterogeneous systems for energy minimization. Journal of Information Science and Engineering\u00a019(3) (May 2003)"},{"key":"25_CR12","doi-asserted-by":"crossref","unstructured":"Andrei, A., Schmitz, M.T., Eles, P., Peng, Z., Al-Hashimi, B.M.: Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In: IEEE Proceedings - Computers and Digital Techniques, pp. 28\u201338 (2005)","DOI":"10.1049\/ip-cdt:20045055"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, Y., Hu, X., Chen, D.Z.: Task scheduling and voltage selection for energy minimization. In: Proceedings of 39th Design Automation Conference, pp. 183\u2013188 (June 2002)","DOI":"10.1145\/513918.513966"},{"key":"25_CR14","doi-asserted-by":"crossref","unstructured":"Schmitz, M.T., Al-Hashimi, B.: Considering power variations of DVS processing elements for energy minimisation in distributed systems. In: Proceedings of International Symposium on Systems Synthesis, pp. 250\u2013255 (October 2001)","DOI":"10.1145\/500001.500060"},{"key":"25_CR15","unstructured":"Leung, L.F., Tsui, C.Y., Ki, W.H.: Minimizing energy consumption of multiple-processors-core systems with simultaneous task allocation, scheduling and voltage assignment. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 647\u2013652 (2004)"},{"key":"25_CR16","doi-asserted-by":"crossref","unstructured":"Schmitz, M., Al-Hashimi, B., Eles, P.: Energy-efficient mapping and scheduling for DVS enabled distributed embedded systems. In: Proceedings of Design, Automation and Test in Europe Conference and Exhibition, pp. 514\u2013521 (2002)","DOI":"10.1109\/DATE.2002.998349"},{"key":"25_CR17","unstructured":"Oyama, Y., Ishihara, T., Sato, T., Yasuura, H.: A multi-performance processor for low power embedded applications. In: Proc. of COOL Chips X IEEE Symposium on Low-Power and High-Speed Chips, p. 138 (2007)"},{"issue":"9","key":"25_CR18","doi-asserted-by":"publisher","first-page":"851","DOI":"10.1016\/j.mejo.2006.03.008","volume":"37","author":"N. Ekekwe","year":"2006","unstructured":"Ekekwe, N., Etienne-Cummings, R.: Power dissipation sources and possible control techniques in ultra deep submicron cmos technologies. Microelectronics Journal\u00a037(9), 851\u2013860 (2006)","journal-title":"Microelectronics Journal"},{"key":"25_CR19","unstructured":"Taur, Y., Nowark, E.: CMOS devices below 0.1 um: how high will performance go? In: Electron Devices Meeting, Technical Digest, pp. 215\u2013218. International Publication (1997)"},{"issue":"2","key":"25_CR20","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/JPROC.2002.808156","volume":"91","author":"S. Mukhopadhyay","year":"2003","unstructured":"Mukhopadhyay, S., Roy, K., Mahmoodi-Meimand, H.: Leakage current mechanisms and leakage reduction techniques in deep-submicron CMOS circuits. Proceedings of the IEEE\u00a091(2), 305\u2013327 (2003)","journal-title":"Proceedings of the IEEE"},{"key":"25_CR21","unstructured":"Leroy, A.: Optimizing the on-chip communication architecture of low power Systems-on-Chip in Deep Sub-Micron technology. PhD thesis, Universit\u00e9 Libre de Bruxelles (2006)"},{"key":"25_CR22","doi-asserted-by":"crossref","unstructured":"Annavaram, M., Grochowski, E., Shen, J.: Mitigating Amdahl\u2019s law through EPI throttling. In: Proceedings of the 32nd Annual International Symposium on Computer Architecture, pp. 298\u2013309 (2005)","DOI":"10.1109\/ISCA.2005.36"},{"key":"25_CR23","doi-asserted-by":"crossref","unstructured":"Kumar, R., Farkas, K.I., Jouppi, N.P., Ranganathan, P., Tullsen, D.M.: Single-ISA heterogeneous multi-core architectures: The potential for processor power reduction. In: Proceedings of the 36th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 81\u201392 (2003)","DOI":"10.1109\/MICRO.2003.1253185"},{"key":"25_CR24","doi-asserted-by":"crossref","unstructured":"Kumar, R., Tullsen, D.M., Ranganathan, P., Jouppi, N.P., Farkas, K.I.: Single-ISA heterogeneous multi-core architectures for multithreaded workload performance. In: Proceedings of the 31st Annual International Symposium on Computer Architecture, pp. 64\u201375 (2004)","DOI":"10.1109\/ISCA.2004.1310764"},{"issue":"1","key":"25_CR25","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1109\/2.976921","volume":"35","author":"L. Benini","year":"2002","unstructured":"Benini, L., Micheli, G.D.: Networks on Chips: A New SoC Paradigm. Computer\u00a035(1), 70\u201378 (2002)","journal-title":"Computer"},{"key":"25_CR26","first-page":"684","volume":"0","author":"B. Towles","year":"2001","unstructured":"Towles, B., Dally, W.J.: Route packets, not wires: On-chip interconnection networks. Design Automation Conference\u00a00, 684\u2013689 (2001)","journal-title":"Design Automation Conference"},{"key":"25_CR27","unstructured":"Wolkotte, P.T., Smit, G.J.M., Kavaldjiev, N., Becker, J.E., Becker, J.: Energy model of networks-on-chip and a bus. In: 2005 International Symposium on System-on-Chip, 2005. Proceedings, pp. 82\u201385 (2005)"},{"issue":"1","key":"25_CR28","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1016\/j.vlsi.2004.03.006","volume":"38","author":"E. Bolotin","year":"2004","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: Cost considerations in network on chip. Integr. VLSI J.\u00a038(1), 19\u201342 (2004)","journal-title":"Integr. VLSI J."},{"key":"25_CR29","doi-asserted-by":"crossref","unstructured":"Baruah, S., Mok, A., Rosier, L.: Preemptively scheduling hard-real-time sporadic tasks on one processor. In: Proceedings of the 11th real-time systems symposium, Orlando, Florida, pp. 182\u2013190 (1990)","DOI":"10.1109\/REAL.1990.128746"},{"issue":"3","key":"25_CR30","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1007\/s11241-007-9047-9","volume":"38","author":"S. Baruah","year":"2008","unstructured":"Baruah, S., Baker, T.: Schedulability analysis of global EDF. Real-Time Systems\u00a038(3), 223\u2013235 (2008)","journal-title":"Real-Time Systems"},{"issue":"1","key":"25_CR31","doi-asserted-by":"publisher","first-page":"19","DOI":"10.1007\/BF00365519","volume":"11","author":"I. Ripoll","year":"1996","unstructured":"Ripoll, I., Crespo, A., Mok, A.K.: Improvement in feasibility testing for real-time tasks. Real-Time Systems\u00a011(1), 19\u201339 (1996)","journal-title":"Real-Time Systems"},{"key":"25_CR32","doi-asserted-by":"crossref","unstructured":"Baker, T., Fisher, N., Baruah, S.: Algorithms for determining the load of a sporadic task system. Technical Report TR-051201, Department of Computer Science, Florida State University (2005)","DOI":"10.1109\/RTCSA.2006.12"},{"key":"25_CR33","doi-asserted-by":"crossref","unstructured":"Fisher, N., Baker, T., Baruah, S.: Algorithms for determining the demand-based load of a sporadic task system. In: Proceedings of the 12th International Conference on Embedded and Real-Time Computing, pp. 135\u2013146 (2006)","DOI":"10.1109\/RTCSA.2006.12"},{"key":"25_CR34","doi-asserted-by":"crossref","unstructured":"Fisher, N., Baruah, S., Baker, T.P.: The partitioned scheduling of sporadic tasks according to static-priorities. In: Euromicro Conference on Real-Time Systems, vol.\u00a00, pp. 118\u2013127 (2006)","DOI":"10.1109\/ECRTS.2006.30"},{"key":"25_CR35","doi-asserted-by":"crossref","unstructured":"Baker, T.: Multiprocessor EDF and deadline monotonic schedulability analysis. In: Proceedings of the 24th IEEE International Real-Time Systems Symposium, pp. 120\u2013129 (2003)","DOI":"10.1109\/REAL.2003.1253260"},{"issue":"6","key":"25_CR36","doi-asserted-by":"publisher","first-page":"600","DOI":"10.1007\/BF01940883","volume":"15","author":"S. Baruah","year":"1996","unstructured":"Baruah, S., Cohen, N., Plaxton, C., Varvel, D.: Proportionate progress: A notion of fairness in resource allocation. Algorithmica\u00a015(6), 600\u2013625 (1996)","journal-title":"Algorithmica"},{"issue":"2","key":"25_CR37","doi-asserted-by":"publisher","first-page":"1497","DOI":"10.1109\/32.58762","volume":"15","author":"M. Dertouzos","year":"1989","unstructured":"Dertouzos, M., Mok, A.: Multiprocessor on-line scheduling of hard-real-time tasks. IEEE Transactions on Software Engineering\u00a015(2), 1497\u20131506 (1989)","journal-title":"IEEE Transactions on Software Engineering"},{"key":"25_CR38","doi-asserted-by":"crossref","unstructured":"Cho, H., Ravindran, B., Jensen, E.D.: An Optimal Real-Time Scheduling Algorithm for Multiprocessors. In: Proceedings of the 27th IEEE International Real-Time Systems Symposium, pp. 101\u2013110 (2006)","DOI":"10.1109\/RTSS.2006.10"},{"issue":"2","key":"25_CR39","doi-asserted-by":"publisher","first-page":"161","DOI":"10.1023\/B:TIME.0000016129.97430.c6","volume":"26","author":"J. Real","year":"2004","unstructured":"Real, J., Crespo, A.: Mode change protocols for real-time systems: A survey and a new proposal. Real-Time Systems\u00a026(2), 161\u2013197 (2004)","journal-title":"Real-Time Systems"},{"key":"25_CR40","doi-asserted-by":"crossref","unstructured":"N\u00e9lis, V., Goossens, J.: Mode change protocol for multi-mode real-time systems upon identical multiprocessors. Technical Report arXiv:0809.5238v1, Cornell University (September 2008)","DOI":"10.1109\/ECRTS.2009.27"},{"key":"25_CR41","doi-asserted-by":"crossref","unstructured":"Bertogna, M., Cirinei, M., Lipari, G.: Improved schedulability analysis of EDF on multiprocessor platforms. In: Proceedings of the 17th Euromicro Conference on Real-Time Systems, pp. 209\u2013218 (2005)","DOI":"10.1109\/ECRTS.2005.18"},{"key":"25_CR42","volume-title":"Genetic Algorithms in Search, Optimization, and Machine Learning","author":"D.E. Goldberg","year":"1989","unstructured":"Goldberg, D.E.: Genetic Algorithms in Search, Optimization, and Machine Learning, vol.\u00a01. Addison-Wesley Professional, Reading (1989)"},{"issue":"4598","key":"25_CR43","doi-asserted-by":"publisher","first-page":"671","DOI":"10.1126\/science.220.4598.671","volume":"220","author":"S. Kirkpatrick","year":"1983","unstructured":"Kirkpatrick, S., Gelatt, C.D., Vecchi, M.P.: Optimization by simulated annealing. Science\u00a0220(4598), 671\u2013680 (1983)","journal-title":"Science"},{"key":"25_CR44","unstructured":"D&R Industry Articles: Diamond standard processor core family architecture. Tensilica White Paper (July 2007)"},{"key":"25_CR45","unstructured":"Halfhill, T.R.: Tensilica\u2019s preconfigured cores: Six embedded-processor cores challenge ARM, ARC, MIPS, and DSPs. Microprocessor Report (2006)"},{"key":"25_CR46","unstructured":"Gavrichenkov, I.: Meet intel wolfdale: Core 2 duo e8500, e8400 and e8200 processors review (2008)"},{"issue":"5","key":"25_CR47","doi-asserted-by":"publisher","first-page":"584","DOI":"10.1109\/TC.2004.1275298","volume":"53","author":"R. Aydin","year":"2004","unstructured":"Aydin, R., Melhem, R., Moss\u00e9, D., Mejia-Alvarez, P.: Power-aware scheduling for periodic real-time tasks. IEEE Transactions on Computers\u00a053(5), 584\u2013600 (2004)","journal-title":"IEEE Transactions on Computers"}],"container-title":["Lecture Notes in Computer Science","Principles of Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92221-6_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,5]],"date-time":"2025-02-05T02:26:32Z","timestamp":1738722392000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92221-6_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008]]},"ISBN":["9783540922209","9783540922216"],"references-count":47,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92221-6_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2008]]}}}