{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:47:18Z","timestamp":1725522438187},"publisher-location":"Berlin, Heidelberg","reference-count":23,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_10","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"110-124","source":"Crossref","is-referenced-by-count":6,"title":["MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor"],"prefix":"10.1007","author":[{"given":"Kenzo","family":"Van Craeynest","sequence":"first","affiliation":[]},{"given":"Stijn","family":"Eyerman","sequence":"additional","affiliation":[]},{"given":"Lieven","family":"Eeckhout","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"1","key":"10_CR1","doi-asserted-by":"publisher","first-page":"45","DOI":"10.1504\/IJHPCN.2004.009267","volume":"2","author":"F.J. Cazorla","year":"2004","unstructured":"Cazorla, F.J., Fernandez, E., Ramirez, A., Valero, M.: Optimizing long-latency-load-aware fetch policies for SMT processors. International Journal of High Performance Computing and Networking (IJHPCN)\u00a02(1), 45\u201354 (2004)","journal-title":"International Journal of High Performance Computing and Networking (IJHPCN)"},{"doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Ramirez, A., Valero, M., Fernandez, E.: Dynamically controlled resource allocation in SMT processors. In: MICRO, pp. 171\u2013182 (December 2004)","key":"10_CR2","DOI":"10.1109\/MICRO.2004.17"},{"doi-asserted-by":"crossref","unstructured":"Chou, Y., Fahs, B., Abraham, S.: Microarchitecture optimizations for exploiting memory-level parallelism. In: ISCA, pp. 76\u201387 (June 2004)","key":"10_CR3","DOI":"10.1145\/1028176.1006708"},{"doi-asserted-by":"crossref","unstructured":"Dundas, J., Mudge, T.: Improving data cache performance by pre-executing instructions under a cache miss. In: ICS, pp. 68\u201375 (July 1997)","key":"10_CR4","DOI":"10.1145\/263580.263597"},{"doi-asserted-by":"crossref","unstructured":"El-Moursy, A., Albonesi, D.H.: Front-end policies for improved issue efficiency in SMT processors. In: HPCA, pp. 31\u201340 (February 2003)","key":"10_CR5","DOI":"10.1109\/HPCA.2003.1183522"},{"doi-asserted-by":"crossref","unstructured":"Eyerman, S., Eeckhout, L.: A memory-level parallelism aware fetch policy for SMT processors. In: HPCA, pp. 240\u2013249 (February 2007)","key":"10_CR6","DOI":"10.1109\/HPCA.2007.346201"},{"issue":"3","key":"10_CR7","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2008.44","volume":"28","author":"S. Eyerman","year":"2008","unstructured":"Eyerman, S., Eeckhout, L.: System-level performance metrics for multi-program workloads. IEEE Micro.\u00a028(3), 42\u201353 (2008)","journal-title":"IEEE Micro."},{"unstructured":"Glew, A.: MLP yes! ILP no! In: ASPLOS Wild and Crazy Idea Session (October 1998)","key":"10_CR8"},{"unstructured":"Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., Kyker, A., Roussel, P.: The microarchitecture of the Pentium 4 processor. Intel. Technology Journal\u00a0Q1 (2001)","key":"10_CR9"},{"key":"10_CR10","first-page":"47","volume-title":"Performance Evaluation and Benchmarking","author":"L.K. John","year":"2006","unstructured":"John, L.K.: Aggregating performance metrics over a benchmark suite. In: John, L.K., Eeckhout, L. (eds.) Performance Evaluation and Benchmarking, pp. 47\u201358. CRC Press, Boca Raton (2006)"},{"doi-asserted-by":"crossref","unstructured":"Kessler, R.E., McLellan, E.J., Webb, D.A.: The Alpha 21264 microprocessor architecture. In: ICCD, pp. 90\u201395 (October 1998)","key":"10_CR11","DOI":"10.1109\/ICCD.1998.727028"},{"unstructured":"Luo, K., Gummaraju, J., Franklin, M.: Balancing throughput and fairness in SMT processors. In: ISPASS, pp. 164\u2013171 (November 2001)","key":"10_CR12"},{"doi-asserted-by":"crossref","unstructured":"Mutlu, O., Kim, H., Patt, Y.N.: Techniques for efficient processing in runahead execution engines. In: ISCA, pp. 370\u2013381 (June 2005)","key":"10_CR13","DOI":"10.1109\/ISCA.2005.49"},{"doi-asserted-by":"crossref","unstructured":"Mutlu, O., Stark, J., Wilkerson, C., Patt, Y.N.: Runahead execution: An alternative to very large instruction windows for out-of-order processors. In: HPCA, pp. 129\u2013140 (February 2003)","key":"10_CR14","DOI":"10.1109\/MM.2003.1261383"},{"key":"10_CR15","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1007\/978-3-540-45145-7_22","volume-title":"Parallel Computing Technologies","author":"E. Perelman","year":"2003","unstructured":"Perelman, E., Hamerly, G., Calder, B.: Picking statistically valid and early simulation points. In: Malyshkin, V.E. (ed.) PaCT 2003. LNCS, vol.\u00a02763, pp. 244\u2013256. Springer, Heidelberg (2003)"},{"key":"10_CR16","series-title":"Lecture Notes in Computer Science","first-page":"15","volume-title":"Parallel Computing Technologies","author":"S.E. Raasch","year":"2003","unstructured":"Raasch, S.E., Reinhardt, S.K.: The impact of resource partitioning on SMT processors. In: Malyshkin, V.E. (ed.) PaCT 2003. LNCS, vol.\u00a02763, pp. 15\u201326. Springer, Heidelberg (2003)"},{"doi-asserted-by":"crossref","unstructured":"Ramirez, T., Pajuelo, A., Santana, O.J., Valero, M.: Runahead threads to improve SMT performance. In: HPCA, pp. 149\u2013158 (February 2008)","key":"10_CR17","DOI":"10.1109\/HPCA.2008.4658635"},{"doi-asserted-by":"crossref","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: ASPLOS, pp. 45\u201357 (October 2002)","key":"10_CR18","DOI":"10.1145\/605397.605403"},{"doi-asserted-by":"crossref","unstructured":"Snavely, A., Tullsen, D.M.: Symbiotic jobscheduling for simultaneous multithreading processor. In: ASPLOS, pp. 234\u2013244 (November 2000)","key":"10_CR19","DOI":"10.1145\/356989.357011"},{"unstructured":"Tullsen, D.: Simulation and modeling of a simultaneous multithreading processor. In: Proceedings of the 22nd Annual Computer Measurement Group Conference (December 1996)","key":"10_CR20"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Brown, J.A.: Handling long-latency loads in a simultaneous multithreading processor. In: MICRO, pp. 318\u2013327 (December 2001)","key":"10_CR21","DOI":"10.1109\/MICRO.2001.991129"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L.: Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In: ISCA, pp. 191\u2013202 (May 1996)","key":"10_CR22","DOI":"10.1145\/232974.232993"},{"doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Levy, H.M.: Simultaneous multithreading: Maximizing on-chip parallelism. In: ISCA, pp. 392\u2013403 (June 1995)","key":"10_CR23","DOI":"10.1145\/225830.224449"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T04:23:09Z","timestamp":1684815789000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}