{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:46:49Z","timestamp":1725522409409},"publisher-location":"Berlin, Heidelberg","reference-count":18,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_11","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"125-139","source":"Crossref","is-referenced-by-count":2,"title":["IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor"],"prefix":"10.1007","author":[{"given":"J\u00f6rg","family":"Mische","sequence":"first","affiliation":[]},{"given":"Sascha","family":"Uhrig","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Kluge","sequence":"additional","affiliation":[]},{"given":"Theo","family":"Ungerer","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"Siemens VDO: IAA 2007: A New direction in electronics architecture \u2013A Modular concept enables new functions. Press release SV 200709.007 en"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Mische, J., Uhrig, S., Kluge, F., Ungerer, T.: Exploiting Spare Resources of In-order SMT Processors Executing Hard Real-time Threads. In: Proceedings of the 26th IEEE International Conference on Computer Design (October 2008)","DOI":"10.1109\/ICCD.2008.4751887"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Tullsen, D.M., Eggers, S.J., Emer, J.S., Levy, H.M., Lo, J.L., Stamm, R.L.: Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor. In: Proceedings of the 23rd Annual International Symposium on Computer Architecture, pp. 191\u2013202 (May 1996)","DOI":"10.1145\/232973.232993"},{"key":"11_CR4","unstructured":"Raasch, S.E., Reinhardt, S.K.: Applications of Thread Prioritization in SMT Processors. In: Proceedings of the 1999 Workshop on Multithreaded Execution, Architecture, and Compilation (January 1999)"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Jain, R., Hughes, C.J., Adve, S.V.: Soft Real-Time Scheduling on Simultaneous Multithreaded Processors. In: Proceedings of the 23rd IEEE International Real-Time Systems Symposium, pp. 134\u2013145 (December 2002)","DOI":"10.1109\/REAL.2002.1181569"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Cazorla, F.J., Knijnenburg, P.M., Sakellariou, R., Fern\u00e1ndez, E., Ramirez, A., Valero, M.: Predictable Performance in SMT Processors. In: Proceedings of the 1st Conference on Computing Frontiers, pp. 433\u2013443 (April 2004)","DOI":"10.1145\/977091.977152"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Yamasaki, N., Magaki, I., Itou, T.: Prioritized SMT Architecture with IPC Control Method for Real-Time Processing. In: Proceedings of the 13th IEEE Real-Time and Embedded Technology and Applications Symposium, pp. 12\u201321 (April 2007)","DOI":"10.1109\/RTAS.2007.28"},{"key":"11_CR8","unstructured":"Dorai, G.K., Yeung, D., Choi, S.: Optimizing SMT Processors for High Single-Thread Performance. Journal of Instruction-Level Parallelism\u00a05 (April 2003)"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Dorai, G.K., Yeung, D.: Transparent Threads: Resource Sharing in SMT Processors for High Single-thread Performance. In: Proceedings of the 11th International Conference on Parallel Architectures and Compilation Techniques, pp. 30\u201341 (September 2002)","DOI":"10.1109\/PACT.2002.1105971"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Kreuzinger, J., Schulz, A., Pfeffer, M., Ungerer, T., Brinkschulte, U., Krakowski, C.: Real-time Scheduling on Multithreaded Processors. In: 7th Int. Conference on Real-Time Computing Systems and Applications, pp. 155\u2013159 (December 2000)","DOI":"10.1109\/RTCSA.2000.896384"},{"key":"11_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/978-3-540-31967-2_3","volume-title":"Systems Aspects in Organic and Pervasive Computing - ARCS 2005","author":"U. Brinkschulte","year":"2005","unstructured":"Brinkschulte, U., Pacher, M.: Implementing Control Algorithms Within a Multithreaded Java Microcontroller. In: Beigl, M., Lukowicz, P. (eds.) ARCS 2005. LNCS, vol.\u00a03432, pp. 33\u201349. Springer, Heidelberg (2005)"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"El-Haj-Mahmoud, A., AL-Zawawi, A.S., Anantaraman, A., Rotenberg, E.: Virtual Multiprocessor: An Analyzable, High-Performance Architecture for Real-Time Computing. In: Proceedings of the 2005 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pp. 213\u2013224 (2005)","DOI":"10.1145\/1086297.1086326"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Anantaraman, A., Seth, K., Patil, K., Rotenberg, E., Mueller, F.: Virtual simple architecture (VISA): exceeding the complexity limit in safe real-time systems. In: ISCA 2003: Proceedings of the 30th annual international symposium on Computer architecture, pp. 350\u2013361 (2003)","DOI":"10.1145\/859618.859659"},{"key":"11_CR14","unstructured":"Infineon Technologies AG: TriCore 1 User\u2019s Manual. V1.3.8 (January 2008)"},{"issue":"1","key":"11_CR15","doi-asserted-by":"publisher","first-page":"46","DOI":"10.1145\/321738.321743","volume":"20","author":"C.L. Liu","year":"1973","unstructured":"Liu, C.L., Layland, J.W.: Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. Journal of the ACM\u00a020(1), 46\u201361 (1973)","journal-title":"Journal of the ACM"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Uhrig, S., Wiese, J.: Jamuth \u2013 An IP Processor Core for Embedded Java Real-Time Systems. In: Proceedings of the 5th International Workshop on Java Technologies for Real-time and Embedded Systems, pp. 230\u2013237 (September 2007)","DOI":"10.1145\/1288940.1288974"},{"key":"11_CR17","unstructured":"EEMBC: AutoBench 1.1 Software Benchmark Data Book, http:\/\/www.eembc.com\/TechLit\/Datasheets\/autobench_db.pdf"},{"key":"11_CR18","unstructured":"HighTec EDV-Systeme GmbH: Website, http:\/\/www.hightec-rt.com\/"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T16:08:07Z","timestamp":1558022887000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}