{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:11:46Z","timestamp":1747807906870,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":22,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_12","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"140-152","source":"Crossref","is-referenced-by-count":29,"title":["A Hardware Task Scheduler for Embedded Video Processing"],"prefix":"10.1007","author":[{"given":"Ghiath","family":"Al-Kadi","sequence":"first","affiliation":[]},{"given":"Andrei Sergeevich","family":"Terechko","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"van der Tol, E.B., Jaspers, E.G., Gelderblom, R.H.: Mapping of H.264 Decoding on a Multiprocessor Architecture. In: Proceedings of SPIE Conference on Image and Video Communications and Processing, pp. 707\u2013718 (2003)","DOI":"10.1117\/12.476234"},{"key":"12_CR2","doi-asserted-by":"publisher","first-page":"368","DOI":"10.1109\/76.246088","volume":"3","author":"G. Haan de","year":"1993","unstructured":"de Haan, G., Biezen, P.W.A.C., Huijgen, H., Ojo, O.A.: True-motion estimation with 3-D recursive search block matching. IEEE Transactions on Circuits and Systems for Video Technology\u00a03, 368\u2013379 (1993)","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Sj\u00e4lander, M., Terechko, A., Duranton, M.: A Look-Ahead Task Management Unit for Embedded Multi-Core Architectures. In: 11th EUROMICRO Conference on Digital System Design (DSD), Parma, Italy, September 3rd - 5th (2008)","DOI":"10.1109\/DSD.2008.45"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Lakshmish, R., Praveen, K.Y., Maiti, K., Pai, J., Adhikary, T.K.: Efficient Implementation of VC-1 Decoder on Texas Instrument\u2019s OMAP2420 \u2013 IVA. In: 14th International Workshop on Systems, Signals and Image Processing, 2007 and 6th EURASIP Conference focused on Speech and Image Processing, Multimedia Communications and Services, pp. 430\u2013433 (June 2007)","DOI":"10.1109\/IWSSIP.2007.4381133"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Fluegel, S., Klussmann, H., Pirsch, P., Schulz, M., Cisse, M., Gehrke, W.: A Highly Parallel Sub-Pel Accurate Motion Estimator for H.264. In: IEEE 8th Workshop on Multimedia Signal Processing, October 2006, pp. 387\u2013390 (2006)","DOI":"10.1109\/MMSP.2006.285336"},{"key":"12_CR6","doi-asserted-by":"crossref","unstructured":"van de Waerdt, J.-W., Vassiliadis, S., Bellers, E., Janssen, J.G.W.M.: Motion estimation and temporal up-conversion on the TM3270 media-processor. In: International Conference on Consumer Electronics, January 2006, pp. 315\u2013316 (2006)","DOI":"10.1109\/ICCE.2006.1598437"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Srikant, Y.N., Shankar, P.: The Compiler Design Handbook: Optimizations & Machine Code Generation. CRC Publisher (2002) ISBN 978-0849312403","DOI":"10.1201\/9781420040579"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Mesa, M.A., Ramirez, A., Ayguadey, E., Martorelly, X., Valero, M.: Scalability of Macroblock-level Parallelism for H.264 Decoding. In: Advanced Computer Architecture and Compilation for Embedded Systems, ACACES 2008, Poster Session, L\u2019Aquila, Italy (August 2008)","DOI":"10.1109\/ICPADS.2009.124"},{"key":"12_CR9","unstructured":"SMP superscalar run-time system, Barcelona Supercomputer Center, http:\/\/www.bsc.es\/plantillaG.php?cat_id=385"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Kwok, T.T.-O., Kwok, Y.-K.: Practical design of a computation and energy efficient hardware task scheduler in embedded reconfigurable computing systems. In: 20th International Parallel and Distributed Processing Symposium, April 25-29 (2006)","DOI":"10.1109\/IPDPS.2006.1639488"},{"key":"12_CR11","unstructured":"Sweetman, D.: See MIPS run. Morgan Kaufmann, San Francisco ISBN 978-1558604100"},{"key":"12_CR12","unstructured":"Hoogerbrugge, J., Terechko, A.: A multithreaded multicore system for embedded media processing. Transactions on High-Performance Embedded Architectures and Compilers\u00a03(2) (2008)"},{"key":"12_CR13","unstructured":"Lin, Y.: Realizing Software Defined Radio \u2013 A Study in Designing Mobile Supercomputers, PhD dissertation, TU\/Michigan, Ann Arbor, USA (2008)"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"Kumar, S., Hughes, C.J., Nguyen, A.: Carbon: Architectural Support for Fine-Grained Parallelism on Chip Multiprocessors. In: International Symposium on Computer Architecture (2007)","DOI":"10.1145\/1250662.1250683"},{"key":"12_CR15","doi-asserted-by":"crossref","unstructured":"Saez, S., Vila, J., Crespo, A., Garcia, A.: A hardware scheduler for complex real-time systems. In: Proceedings of the IEEE International Symposium on Industrial Electronics, 12-16 July 1999, vol.\u00a01, pp. 43\u201348 (1999)","DOI":"10.1109\/ISIE.1999.801754"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Lindholm, E., Nickolls, J., Oberman, S., Montrym, J.: NVIDIA Tesla: A Unified Graphics and Computing Architecture. IEEE Micro.\u00a028(2) (2008)","DOI":"10.1109\/MM.2008.31"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Krishnamoorthy, S., et al.: Effective automatic parallelization of stencil computations. In: Proceeding of the ACM PLDI conference. 42(6), June 2007, pp. 235\u2013240.","DOI":"10.1145\/1273442.1250761"},{"key":"12_CR18","unstructured":"Cell Broadband Engine, http:\/\/www-128.ibm.com\/developerworks\/power\/cell\/"},{"key":"12_CR19","unstructured":"TriMedia Compilation System v5.1, http:\/\/www.nxp.com\/"},{"key":"12_CR20","unstructured":"Sveriges Television: The SVT High Definition Multi Format Test Set (2006)"},{"key":"12_CR21","unstructured":"van de Waerdt, J.W.: The TM3270 media-processor, PhD dissertation TU\/Delft, The Netherlands (2006) ISBN 90-9021060-1"},{"key":"12_CR22","unstructured":"Turjan, A.: Compiling Nested Loop Programs to Process Networks, PhD thesis, University Leiden, The Netherlands (2007) ISBN 978-90-9021676-8"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T10:25:05Z","timestamp":1738837505000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}