{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T18:54:17Z","timestamp":1743101657051,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":35,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_16","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"198-215","source":"Crossref","is-referenced-by-count":0,"title":["Communication Based Proactive Link Power Management"],"prefix":"10.1007","author":[{"given":"Sai Prashanth","family":"Muralidhara","sequence":"first","affiliation":[]},{"given":"Mahmut","family":"Kandemir","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","unstructured":"http:\/\/www.nas.nasa.gov\/resources\/software\/npb.html"},{"key":"16_CR2","unstructured":"http:\/\/www.spec.org\/omp\/"},{"key":"16_CR3","unstructured":"Cell broadband engine - white paper. IBM (2006)"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Benini, L., Micheli, G.D.: Powering networks on chips: Energy-efficient and reliable interconnect design for socs. In: Proc. ISSS (2001)","DOI":"10.1145\/500008.500009"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Chen, X., Peh, L.-S.: Leakage power modeling and optimization in interconnection networks. In: Proc. ISLPED (2003)","DOI":"10.1145\/871528.871531"},{"key":"16_CR6","volume-title":"Principles and Practices of Interconnection Networks","author":"W.J. Dally","year":"2004","unstructured":"Dally, W.J., Towles, B.: Principles and Practices of Interconnection Networks. Morgan Kaufmann, San Francisco (2004)"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Dhodapkar, A.S., Smith, J.E.: Managing multi-configurable hardware via dynamic working set analysis. In: Proc. ISCA (2002)","DOI":"10.1145\/545214.545241"},{"key":"16_CR8","unstructured":"Dhodapkar, A.S., Smith, J.E.: Comparing program phase detection techniques. In: Proc. MICRO (2003)"},{"key":"16_CR9","volume-title":"Interconnection Networks: An Engineering Approach","author":"J. Duato","year":"1997","unstructured":"Duato, J., et al.: Interconnection Networks: An Engineering Approach. IEEE CS Press, Los Alamitos (1997)"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Flautner, K., et al.: Drowsy caches: Simple techniques for reducing leakage power. In: Proc. ISCA (2002)","DOI":"10.1145\/545214.545232"},{"issue":"1","key":"16_CR11","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/40.566196","volume":"17","author":"M. Galles","year":"1997","unstructured":"Galles, M.: Spider: A high-speed network interconnect. IEEE Micro.\u00a017(1), 34\u201339 (1997)","journal-title":"IEEE Micro."},{"key":"16_CR12","unstructured":"Hetherington, R.: The UltraSparc T1 processor. SUN (2005)"},{"key":"16_CR13","doi-asserted-by":"crossref","unstructured":"Huang, M.C., et al.: Positional adaptation of processors: Application to energy reduction. In: Proc. ISCA (2003)","DOI":"10.1145\/859618.859637"},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Isci, C., et al.: An analysis of efficient multi-core global power managment policies: Maximizing peformance for a given power budget. In: Proc. MICRO (2006)","DOI":"10.1109\/MICRO.2006.8"},{"key":"16_CR15","unstructured":"Isci, C., Martonosi, M.: Phase characterization for power: Evaluating control flow based and event counter based techniques. In: Proc. HPCA (2006)"},{"key":"16_CR16","doi-asserted-by":"crossref","unstructured":"Joseph, D., Grunwald, D.: Prefetching using markov predictors. In: Proc. ISCA (1997)","DOI":"10.1145\/264107.264207"},{"key":"16_CR17","unstructured":"Kim, C., et al.: Nonuniform cache architecture for wire-delay dominated network-on-chip caches. In: IEEE Micro.: Micro\u2019s Top Picks from Computer Architecture Conferences (2003)"},{"key":"16_CR18","doi-asserted-by":"crossref","unstructured":"Latouche, G., Ramaswami, V.: Introduction to matrix analytic methods in stochastic modeling. In: ASA SIAM, PH Distributions (1999)","DOI":"10.1137\/1.9780898719734"},{"key":"16_CR19","unstructured":"Lau, J., et al.: Transition phase classification and prediction. In: Proc. HPCA (2005)"},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"Li, F., et al.: Compiler-directed proactive power management for networks. In: Proc. CASES (2005)","DOI":"10.1145\/1086297.1086316"},{"key":"16_CR21","doi-asserted-by":"crossref","unstructured":"Li, F., et al.: Profile-driven energy reduction in network-on-chips. In: Proc. PLDI (2007)","DOI":"10.1145\/1250734.1250779"},{"key":"16_CR22","unstructured":"Li, J., Martinez, J.F.: Dynamic power-performance adaptation of parallel computation on chip multiprocessors. In: Proc. HPCA (2006)"},{"issue":"2","key":"16_CR23","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/2.982916","volume":"35","author":"P.S. Magnusson","year":"2002","unstructured":"Magnusson, P.S., et al.: Simics: A full system simulation platform. Computer\u00a035(2), 50\u201358 (2002)","journal-title":"Computer"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Oly, J., Reed, D.A.: Markov model prediction of i\/o requests for scientific applications. In: Proc. ICS (2002)","DOI":"10.1145\/514191.514214"},{"key":"16_CR25","doi-asserted-by":"crossref","unstructured":"Perelman, E., et al.: Detecting phases in parallel applications on shared memory architectures. In: IPDPS (2006)","DOI":"10.1109\/IPDPS.2006.1639325"},{"key":"16_CR26","unstructured":"Ramanathan, R.: Intel multi-core processors: Making the move to quad-core and beyond. Intel White paper, Intel Corporation (2006)"},{"key":"16_CR27","unstructured":"Shang, L., et al.: Dynamic voltage scaling with links for power optimization of interconnection networks. In: Proc. HPCA (2003)"},{"key":"16_CR28","doi-asserted-by":"crossref","unstructured":"Sharkey, J., et al.: Evaluating design tradeoffs in on-chip power management for cmps. In: Proc. ISLPED (2007)","DOI":"10.1145\/1283780.1283791"},{"key":"16_CR29","doi-asserted-by":"crossref","unstructured":"Sherwood, T., et al.: Discovering and exploiting program phases. In: IEEE Micro: Micro\u2019s Top Picks from Computer Architecture Conferences (December 2003)","DOI":"10.1109\/MM.2003.1261391"},{"key":"16_CR30","doi-asserted-by":"crossref","unstructured":"Shin, D., Kim, J.: Power-aware communication optimization for network-on-chips with voltage scalable links. In: Proc. CODES+ISSS (2004)","DOI":"10.1145\/1016720.1016763"},{"key":"16_CR31","unstructured":"Simunic, T., Boyd, S.: Managing power consumption in networks on chips. In: Proc. DATE (2002)"},{"key":"16_CR32","doi-asserted-by":"crossref","unstructured":"Singh, J.P., Weber, W.-D., Gupta, A.: Splash: Stanford parallel applications for shared-memory. Computer Architecture News\u00a020(1), 5\u201344","DOI":"10.1145\/130823.130824"},{"key":"16_CR33","unstructured":"Soteriou, V., Peh, L.-S.: Dynamic power management for power optimization of interconnecttion networks using on\/off links. In: Proc. HOT-I (2003)"},{"key":"16_CR34","doi-asserted-by":"crossref","unstructured":"Soteriou, V., Peh, L.-S.: Design space exploration of power-aware on\/off interconnection networks. In: Proc. ICCD (2004)","DOI":"10.1145\/1086297.1086333"},{"key":"16_CR35","unstructured":"Timothy, G.H., Mattson, G.: An overview of the Intel TFLOPS Supercomputer. Intel. Technology Journal (1998)"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T04:23:11Z","timestamp":1684815791000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}