{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T19:16:20Z","timestamp":1743102980286,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_20","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"263-277","source":"Crossref","is-referenced-by-count":8,"title":["A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip"],"prefix":"10.1007","author":[{"given":"Hassan","family":"Salamy","sequence":"first","affiliation":[]},{"given":"J.","family":"Ramanujam","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"20_CR1","unstructured":"Ilog inc., ilog cplex 8.1 reference manual, http:\/\/www.ilog.com\/products\/cplex"},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"Angiolini, F., Benini, L., Caprara, A.: Polynomial-time algorithm for on-chip scratchpad memory partitioning. In: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems(CASES) (2003)","DOI":"10.1145\/951710.951751"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Austin, T., Larson, E., Ernst, D.: Simplescalar: An infrastructure for computer system modeling. IEEE Computer\u00a035(2) (2002)","DOI":"10.1109\/2.982917"},{"key":"20_CR4","doi-asserted-by":"crossref","unstructured":"Avissar, O., Barua, R., Stewart, D.: An optimal memory allocation scheme for scratch-pad-based embedded systems. ACM Transactions on Embedded Computing Systems\u00a01(1) (2002)","DOI":"10.1145\/581888.581891"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: design alternative for cache on-chip memory in embedded systems. In: International Conference on Hardware-Software Codesign (CODES) (2002)","DOI":"10.1145\/774801.774805"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Benini, L., Bertozzi, D., Guerri, A., Milano, M.: Allocation and scheduling for mpsoc via decomposition and no-good generation. In: International Joint conferences on Artificial Intelligence (IJCAI) (2005)","DOI":"10.1007\/11564751_11"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Chatha, K.S., Vemuri, R.: Hardware-software partitioning and piplined scheduling of transformative applications. IEEE Transactions on VLSI\u00a010(3) (2002)","DOI":"10.1109\/TVLSI.2002.1043323"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Cho, Y., Zergainoh, N.-E., Yoo, S., Jerraya, A., Choi, K.: Scheduling with accurate communication delay model and scheduler implementation for multiprocessor system-on-chip. Design Automation for Embedded Systems (2007)","DOI":"10.1007\/s10617-007-9004-9"},{"key":"20_CR9","doi-asserted-by":"crossref","unstructured":"Dominguez, A., Udayakumaran, S., Barua, R.: Heap data allocation to scratch-pad memory in embedded systems. Journal of Embedded Computing (2005)","DOI":"10.3233\/EMC-2005-00051"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Dutt, N.: Memory systems and compiler support for mpsoc architectures. Multiprocessor Systems-on-Chips (2005)","DOI":"10.1016\/B978-012385251-9\/50024-4"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Kandemir, M., Ramanujam, J., Choudhury, A.: Exploiting shared scratch pad memory space in embedded multiprocessor systems. In: Design Automation Conference (DAC) (2002)","DOI":"10.1145\/513972.513974"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Kwok, Y.-K., Ahmad, I.: Benchmarking and comparison of the task graph scheduling algorithms. Journal of Parallel and Distributed Computing\u00a059(3) (1999)","DOI":"10.1006\/jpdc.1999.1578"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Meftali, S., Gharsalli, F., Rousseau, F., Jerraya, A.: An optimal memory allocation for application-specific multiprocessor system-on-chip. In: International Symposium on Systems Synthesis (ISSS) (2001)","DOI":"10.1145\/500001.500006"},{"key":"20_CR14","volume-title":"Readings in hardware\/software co-design","author":"G. Micheli De","year":"2002","unstructured":"De Micheli, G., Ernst, R., Wolf, W.: Readings in hardware\/software co-design. Morgan Kaufmann, San Francisco (2002)"},{"key":"20_CR15","unstructured":"Neimann, R., Marwedel, P.: Hardware\/software partitioning using integer programming. In: Design Automation and Test in Europe (DATE) (1996)"},{"key":"20_CR16","doi-asserted-by":"crossref","unstructured":"Ozturk, O., Kandemir, M.: An integer linear programming based approach to simultaneous memory space partitioning and data allocation for chip multiprocessors. In: IEEE computer society Annual Symposium on VLSI (ISVLSI) (2006)","DOI":"10.1109\/ISVLSI.2006.22"},{"key":"20_CR17","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5107-2","volume-title":"Memory issues in embedded systems-on-chip: optimization and exploration","author":"P. Panda","year":"1999","unstructured":"Panda, P., Dutt, N., Nicolau, A.: Memory issues in embedded systems-on-chip: optimization and exploration. Kluwer Academics Publisher, Dordrecht (1999)"},{"key":"20_CR18","doi-asserted-by":"crossref","unstructured":"Panda, P., Dutt, N.D., Nicolau, A.: On chip vs off chip memory: the data partitioning problem in embedded processor-based systems. ACM Transactions on Design Automation of Electronic Systems (TODAES)\u00a05(3) (2000)","DOI":"10.1145\/348019.348570"},{"key":"20_CR19","doi-asserted-by":"crossref","unstructured":"Sjodin, J., Von Platen, C.: Storage allocation for embedded processors. In: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) (2001)","DOI":"10.1145\/502217.502221"},{"key":"20_CR20","unstructured":"Steinke, S., Wehmeyer, L., Lee, B.-S., Marwedel, P.: Assigning program and data objects to scratchpad for energy reduction. In: Design Automation and Test in Europe (DATE) (2002)"},{"key":"20_CR21","doi-asserted-by":"crossref","unstructured":"Suhendra, V., Raghavan, C., Mitra, T.: Integrated scratchpad memory optimization and task scheduling for mpsoc architecture. In: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES) (2006)","DOI":"10.1145\/1176760.1176809"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T10:24:31Z","timestamp":1738837471000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}