{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T07:02:50Z","timestamp":1743145370977,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_21","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"278-292","source":"Crossref","is-referenced-by-count":8,"title":["Hybrid Super\/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture"],"prefix":"10.1007","author":[{"given":"Michael B.","family":"Henry","sequence":"first","affiliation":[]},{"given":"Leyla","family":"Nazhandali","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"21_CR1","doi-asserted-by":"publisher","first-page":"393","DOI":"10.1016\/S1389-1286(01)00302-4","volume":"38","author":"I.F. Akyildiz","year":"2002","unstructured":"Akyildiz, I.F., Su, W., Sankarasubramaniam, Y., Cayirci, E.: Wireless sensor networks: a survey. Computer Networks\u00a038(4), 393\u2013422 (2002)","journal-title":"Computer Networks"},{"key":"21_CR2","first-page":"288","volume-title":"HICSS 1995: Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS 1995)","author":"T.D. Burd","year":"1995","unstructured":"Burd, T.D., Brodersen, R.W.: Energy efficient cmos microprocessor design. In: HICSS 1995: Proceedings of the 28th Hawaii International Conference on System Sciences (HICSS 1995), Washington, DC, USA, p. 288. IEEE Computer Society, Los Alamitos (1995)"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Calhoun, B.H., Chandrakasan, A.: A 256kb sub-threshold SRAM in 65nm CMOS. In: IEEE International Solid-State Circuits Conference, 2006, ISSCC 2006. Digest of Technical Papers, pp. 2592\u20132601 (February 2006)","DOI":"10.1109\/ISSCC.2006.1696325"},{"key":"21_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2325-3","volume-title":"Low Power Digital CMOS Design","author":"A.P. Chandrakasan","year":"1995","unstructured":"Chandrakasan, A.P., Brodersen, R.W.: Low Power Digital CMOS Design. Kluwer Academic Publishers, Norwell (1995)"},{"issue":"4","key":"21_CR5","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/4.126534","volume":"27","author":"A.P. Chandrakasan","year":"1992","unstructured":"Chandrakasan, A.P., Sheng, S., Brodersen, R.W.: Low-power CMOS digital design. IEEE Journal of Solid-State Circuits\u00a027(4), 473\u2013484 (1992)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"90","key":"21_CR6","doi-asserted-by":"publisher","first-page":"297","DOI":"10.1090\/S0025-5718-1965-0178586-1","volume":"19","author":"J.W. Cooley","year":"1965","unstructured":"Cooley, J.W., Tukey, J.W.: An algorithm for the machine calculation of complex fourier series. Mathematics of Computation\u00a019(90), 297\u2013301 (1965)","journal-title":"Mathematics of Computation"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Dreslinski, R.G., Zhai, B., Mudge, T., Blaauw, D., Sylvester, D.: An energy efficient parallel architecture using near threshold operation. In: 16th International Conference on Parallel Architecture and Compilation Techniques, PACT 2007, pp. 175\u2013188 (2007)","DOI":"10.1109\/PACT.2007.4336210"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Heinzelman, W.R., Sinha, A., Wang, A., Chandrakasan, A.P.: Energy-scalable algorithms and protocols for wireless microsensornetworks. In: IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP 2000. Proceedings, Istanbul, Turkey, vol.\u00a06, pp. 3722\u20133725 (2000)","DOI":"10.1109\/ICASSP.2000.860211"},{"key":"21_CR9","first-page":"716","volume-title":"DAC 2005: Proceedings of the 42nd annual conference on Design automation","author":"N. Jayakumar","year":"2005","unstructured":"Jayakumar, N., Khatri, S.P.: A variation tolerant subthreshold design approach. In: DAC 2005: Proceedings of the 42nd annual conference on Design automation, pp. 716\u2013719. ACM Press, New York (2005)"},{"key":"21_CR10","series-title":"Lecture Notes in Computer Science","volume-title":"Formal Methods in Computer-Aided Design","author":"J. Kao","year":"2002","unstructured":"Kao, J., Narendra, S., Chandrakasan, A.: Subthreshold leakage modeling and reduction techniques. In: Aagaard, M.D., O\u2019Leary, J.W. (eds.) FMCAD 2002. LNCS, vol.\u00a02517. Springer, Heidelberg (2002)"},{"issue":"6","key":"21_CR11","doi-asserted-by":"publisher","first-page":"1058","DOI":"10.1109\/TVLSI.2003.819573","volume":"11","author":"C.H.I. Kim","year":"2003","unstructured":"Kim, C.H.I., Soeleman, H., Roy, K.: Ultra-low-power DLMS adaptive filter for hearing aid applications. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a011(6), 1058\u20131067 (2003)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"21_CR12","first-page":"127","volume-title":"ISLPED 2006: Proceedings of the 2006 international symposium on Low power electronics and design","author":"T.-H. Kim","year":"2006","unstructured":"Kim, T.-H., Eom, H., Keane, J., Kim, C.: Utilizing reverse short channel effect for optimal subthreshold circuit design. In: ISLPED 2006: Proceedings of the 2006 international symposium on Low power electronics and design, pp. 127\u2013130. ACM Press, New York (2006)"},{"key":"21_CR13","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611970999","volume-title":"Computational frameworks for the fast Fourier transform","author":"C.V. Loan","year":"1992","unstructured":"Loan, C.V.: Computational frameworks for the fast Fourier transform. Society for Industrial and Applied Mathematics, Philadelphia (1992)"},{"key":"21_CR14","doi-asserted-by":"crossref","unstructured":"Meindl, J.D., Davis, J.A.: The fundamental limit on binary switching energy for terascale integration (TSI). In: IEEE JSSCC, vol.\u00a035 (February 2002)","DOI":"10.1109\/4.871332"},{"issue":"2","key":"21_CR15","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1145\/1080695.1069987","volume":"33","author":"L. Nazhandali","year":"2005","unstructured":"Nazhandali, L., Zhai, B., Olson, J., Reeves, A., Minuth, M., Helfand, R., Pant, S., Austin, T., Blaauw, D.: Energy optimization of subthreshold-voltage sensor network processors. SIGARCH Comput. Archit. News\u00a033(2), 197\u2013207 (2005)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"21_CR16","volume-title":"Architectures for Digital Signal Processing","author":"P. Pirsch","year":"1998","unstructured":"Pirsch, P.: Architectures for Digital Signal Processing. Wiley, West Sussex (1998)"},{"issue":"11","key":"21_CR17","doi-asserted-by":"publisher","first-page":"1213","DOI":"10.1109\/TVLSI.2005.859590","volume":"13","author":"A. Raychowdhury","year":"2005","unstructured":"Raychowdhury, A., Paul, B., Bhunia, S., Roy, K.: Computing with subthreshold leakage: device\/circuit\/architecture co-design for ultralow-power subthreshold operation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems\u00a013( 11), 1213\u20131224 (2005)","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"21_CR18","doi-asserted-by":"crossref","unstructured":"Sze, V., Blazquez, R., Bhardwaj, M., Chandrakasan, A.: An energy efficient sub-threshold baseband processor architecture for pulsed ultra-wideband communications. In: IEEE International Conference on Acoustics, Speech and Signal Processing, ICASSP 2006. Proceedings, Toulouse, vol.\u00a03 (2006)","DOI":"10.1109\/ICASSP.2006.1660802"},{"issue":"1","key":"21_CR19","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1109\/JSSC.2004.837945","volume":"40","author":"A. Wang","year":"2005","unstructured":"Wang, A., Chandrakasan, A.: A 180-mv subthreshold FFT processor using a minimum energy design methodology. IEEE Journal of Solid-State Circuits\u00a040(1), 310\u2013319 (2005)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"21_CR20","doi-asserted-by":"crossref","unstructured":"Yamaoka, M., Maeda, N., Shinozaki, Y., Shimazaki, Y., Nii, K., Shimada, S., Yanagisawa, K., Kawahara, T.: Low-power embedded SRAM modules with expanded margins for writing. In: Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, pp. 480\u2013611 (2005)","DOI":"10.1109\/ISSCC.2005.1494078"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T10:24:30Z","timestamp":1738837470000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}