{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T00:38:13Z","timestamp":1743122293749,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":26,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_23","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"308-323","source":"Crossref","is-referenced-by-count":0,"title":["HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic"],"prefix":"10.1007","author":[{"given":"Suriya","family":"Subramanian","sequence":"first","affiliation":[]},{"given":"Kathryn S.","family":"McKinley","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"5","key":"23_CR1","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1109\/MM.2003.1240212","volume":"23","author":"J. Abella","year":"2003","unstructured":"Abella, J., Canal, R., Gonz\u00e1lez, A.: Power- and Complexity-Aware Issue Queue Designs. IEEE Micro.\u00a023(5), 50\u201358 (2003)","journal-title":"IEEE Micro."},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Alpern, B., Attanasio, D., Barton, J.J., Cocchi, A., Flynn Hummel, S., Lieber, D., Mergen, M., Ngo, T., Shepherd, J., Smith, S.: Implementing Jalape\u00f1o in Java. In: ACM Conference on Object\u2013Oriented Programming, Systems, Languages, and Applications, Denver, CO (November 1999)","DOI":"10.1145\/320384.320418"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Blackburn, S.M., Garner, R., Hoffman, C., Khan, A.M., McKinley, K.S., Bentzur, R., Diwan, A., Feinberg, D., Frampton, D., Guyer, S.Z., Hirzel, M., Hosking, A., Jump, M., Lee, H., Moss, J.E.B., Phansalkar, A., Stefanovi\u0107, D., VanDrunen, T., von Dincklage, D., Wiedermann, B.: The DaCapo benchmarks: Java benchmarking development and analysis. In: ACM Conference on Object\u2013Oriented Programming, Systems, Languages, and Applications, Portland, OR (October 2006)","DOI":"10.1145\/1167473.1167488"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Brooks, D., Tiwari, V., Martonosi, M.: Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In: International Symposium on Computer Architecture, Vancouver, British Columbia, Canada, pp. 83\u201394 (2000)","DOI":"10.1145\/342001.339657"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Burger, D., Austin, T.M.: The Simplescalar Tool Set Version 2.0. Technical Report 1342, Computer Sciences Department, University of Wisconsin (June 1997)","DOI":"10.1145\/268806.268810"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Canal, R., Gonz\u00e1lez, A.: Reducing the complexity of the issue logic. In: International Conference on Supercomputing, Sorrento, Italy, pp. 312\u2013320 (2001)","DOI":"10.1145\/377792.377854"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Dennis, J.B., Misunas, D.P.: A Preliminary Architecture for a Basic Data-Flow Processor. In: International Symposium on Computer Architecture, pp. 126\u2013132 (1975)","DOI":"10.1145\/641675.642111"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Fields, B., Rubin, S., Bod\u00edk, R.: Focusing Processor Policies via Critical-Path Prediction. In: International Symposium on Computer Architecture, G\u00f6teborg, Sweden, pp. 74\u201385 (2001)","DOI":"10.1145\/384285.379253"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Folegnani, D., Gonz\u00e1lez, A.: Energy-Effective Issue Logic. In: International Symposium on Computer Architecture, G\u00f6teborg, Sweden, pp. 230\u2013239 (2001)","DOI":"10.1145\/384285.379266"},{"issue":"2","key":"23_CR10","first-page":"9","volume":"9","author":"L. Gewnnap","year":"1995","unstructured":"Gewnnap, L.: Intel\u2019s P6 uses Decoupled Superscalar Design. Microprocessor Report\u00a09(2), 9\u201315 (1995)","journal-title":"Microprocessor Report"},{"key":"23_CR11","doi-asserted-by":"crossref","unstructured":"Gowan, M.K., Biro, L.L., Jackson, D.B.: Power Considerations in the Design of the Alpha 21264 Microprocessor. In: Design Automation Conference, pp. 726\u2013731 (1998)","DOI":"10.1145\/277044.277226"},{"key":"23_CR12","unstructured":"Hamerly, G., Perelman, E., Lau, J., Calder, B.: Simpoint 3.0: Faster and More Flexible Program Phase Analysis. The Journal of Instruction-Level Parallelism\u00a07 (September 2005)"},{"key":"23_CR13","doi-asserted-by":"crossref","unstructured":"Huang, M., Renau, J., Torrellas, J.: Energy-Efficient Hybrid Wakeup Logic. In: ISLPED 2002: Proceedings of the 2002 International Symposium on Low Power Electronics and Design, Monterey, California, USA, pp. 196\u2013201 (2002)","DOI":"10.1145\/566408.566456"},{"key":"23_CR14","unstructured":"Huang, X., Moss, J.E.B., McKinley, K.S., Blackburn, S.M., Burger, D.: Dynamic Simplescalar: Simulating Java Virtual Machines. Technical Report TR-03-03, Department of Computer Sciences, The University of Texas at Austin (February 2003)"},{"issue":"2","key":"23_CR15","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/40.755465","volume":"19","author":"R.E. Kessler","year":"1999","unstructured":"Kessler, R.E.: The Alpha 21264 Microprocessor. IEEE Micro.\u00a019(2), 24\u201336 (1999)","journal-title":"IEEE Micro."},{"key":"23_CR16","doi-asserted-by":"crossref","unstructured":"Lebeck, A.R., Koppanalil, J., Li, T., Patwardhan, J., Rotenberg, E.: A Large, Fast Instruction Window for Tolerating Cache Misses. In: ISCA 2002: Proceedings of the 29th annual International Symposium on Computer Architecture, Anchorage, Alaska, pp. 59\u201370 (2002)","DOI":"10.1145\/545214.545223"},{"key":"23_CR17","unstructured":"Michaud, P., Seznec, A.: Data-Flow Prescheduling for Large Instruction Windows in Out-of-Order Processors. In: HPCA 2001: Proceedings of the 7th International Symposium on High-Performance Computer Architecture, Monterrey, Mexico (2001)"},{"key":"23_CR18","doi-asserted-by":"crossref","unstructured":"Nagarajan, R., Sankaralingam, K., Burger, D., Keckler, S.W.: A Design Space Evaluation of Grid Processor Architectures. In: MICRO 34: Proceedings of the 34th annual ACM\/IEEE International Symposium on Microarchitecture, Austin, Texas, pp. 40\u201351 (2001)","DOI":"10.1109\/MICRO.2001.991104"},{"key":"23_CR19","doi-asserted-by":"crossref","unstructured":"\u00d6nder, S., Gupta, R.: Superscalar Execution with Direct Data Forwarding. In: International Conference on Parallel Architectures and Compilation Techniques, pp. 130\u2013135 (1998)","DOI":"10.1109\/PACT.1998.727183"},{"key":"23_CR20","doi-asserted-by":"crossref","unstructured":"Palacharla, S., Jouppi, N.P., Smith, J.E.: Complexity-Effective Superscalar Processors. In: ISCA 1997: Proceedings of the 24th annual International Symposium on Computer Architecture, Denver, Colorado, United States, pp. 206\u2013218 (1997)","DOI":"10.1145\/264107.264201"},{"key":"23_CR21","unstructured":"Sato, T., Nakamura, Y., Arita, I.: Revisiting Direct Tag Search Algorithm on Superscalar Processors. In: Workshop on Complexity-Effective Design (2001)"},{"key":"23_CR22","unstructured":"SPEC. Standard Performance Evaluation Committee, http:\/\/www.spec.org"},{"key":"23_CR23","unstructured":"Subramanian, S., McKinley, K.S.: HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic. Technical Report 2008-42, Department of Computer Sciences, The University of Texas at Austin (2008)"},{"key":"23_CR24","unstructured":"Swanson, S., Michelson, K., Schwerin, A., Oskin, M.: WaveScalar. In: MICRO 36: Proceedings of the 36th annual IEEE\/ACM International Symposium on Microarchitecture, San Diego, CA, pp. 202\u2013291 (2003)"},{"key":"23_CR25","unstructured":"Tarjan, D., Thoziyoor, S., Jouppi, N.P.: CACTI 4.0. Technical Report WRL-2006-86, Hewlett-Packard Labs, Palo Alto (June 2006)"},{"issue":"3","key":"23_CR26","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1145\/773453.808172","volume":"12","author":"S. Weiss","year":"1984","unstructured":"Weiss, S., Smith, J.E.: Instruction Issue Logic for Pipelined Supercomputers. SIGARCH Comput. Archit. News\u00a012(3), 110\u2013118 (1984)","journal-title":"SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T10:25:13Z","timestamp":1738837513000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}