{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T06:49:43Z","timestamp":1743144583280,"version":"3.40.3"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_28","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T06:36:15Z","timestamp":1230014175000},"page":"389-403","source":"Crossref","is-referenced-by-count":5,"title":["Parallel LDPC Decoding on the Cell\/B.E. Processor"],"prefix":"10.1007","author":[{"given":"Gabriel","family":"Falc\u00e3o","sequence":"first","affiliation":[]},{"given":"Leonel","family":"Sousa","sequence":"additional","affiliation":[]},{"given":"Vitor","family":"Silva","sequence":"additional","affiliation":[]},{"given":"Jos\u00e9","family":"Marinho","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"28_CR1","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/TIT.1962.1057683","volume":"IT-8","author":"R.G. Gallager","year":"1962","unstructured":"Gallager, R.G.: Low-Density Parity-Check Codes. IRE Transactions on Information Theory\u00a0IT-8, 21\u201328 (1962)","journal-title":"IRE Transactions on Information Theory"},{"issue":"18","key":"28_CR2","doi-asserted-by":"publisher","first-page":"1645","DOI":"10.1049\/el:19961141","volume":"32","author":"D.J.C. Mackay","year":"1996","unstructured":"Mackay, D.J.C., Neal, R.M.: Near Shannon Limit Performance of Low Density Parity Check Codes. IEE Electronics Letters\u00a032(18), 1645\u20131646 (1996)","journal-title":"IEE Electronics Letters"},{"key":"28_CR3","doi-asserted-by":"crossref","unstructured":"Dielissen, J., Hekstra, A., Berg, V.: Low cost LDPC decoder for DVB-S2. In: Proceedings of Design, Automation and Test in Europe (DATE 2006), pp. 1\u20136 (2006)","DOI":"10.1109\/DATE.2006.243816"},{"issue":"4","key":"28_CR4","doi-asserted-by":"publisher","first-page":"1065","DOI":"10.1109\/TSP.2004.823508","volume":"52","author":"T. Zhang","year":"2004","unstructured":"Zhang, T., Parhi, K.: Joint (3,k)-regular LDPC code and decoder\/encoder design. IEEE Tansactions on Signal Processing\u00a052(4), 1065\u20131079 (2004)","journal-title":"IEEE Tansactions on Signal Processing"},{"key":"28_CR5","doi-asserted-by":"crossref","unstructured":"Gomes, M., Falc\u00e3o, G., Silva, V., Ferreira, V., Sengo, A., Falc\u00e3o, M.: Flexible Parallel Architecture for DVB-S2 LDPC Decoders. In: IEEE GLOBECOM 2007, Washington, DC, USA (2007)","DOI":"10.1109\/GLOCOM.2007.619"},{"issue":"7","key":"28_CR6","doi-asserted-by":"publisher","first-page":"1215","DOI":"10.1109\/TCOMM.2006.877980","volume":"54","author":"F. Verdier","year":"2006","unstructured":"Verdier, F., Declercq, D.: A low-cost parallel scalable FPGA architecture for regular and irregular LDPC decoding. IEEE Transactions on Communications\u00a054(7), 1215\u20131223 (2006)","journal-title":"IEEE Transactions on Communications"},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"Seo, S., Mudge, T., Zhu, Y., Chakrabarti, C.: Design and Analysis of LDPC Decoders for Software Defined Radio. In: IEEE Workshop on Signal Processing Systems, pp. 210\u2013215 (2007)","DOI":"10.1109\/SIPS.2007.4387546"},{"key":"28_CR8","volume-title":"Error Control Coding","author":"S. Lin","year":"2004","unstructured":"Lin, S., Costello, D.J.: Error Control Coding, 2nd edn. Prentice Hall, Englewood Cliffs (2004)","edition":"2"},{"key":"28_CR9","doi-asserted-by":"publisher","first-page":"533","DOI":"10.1109\/TIT.1981.1056404","volume":"27","author":"R. Tanner","year":"1981","unstructured":"Tanner, R.: A Recursive Approach to Low Complexity Codes. IEEE Transactions on Information Theory\u00a027, 533\u2013547 (1981)","journal-title":"IEEE Transactions on Information Theory"},{"issue":"2","key":"28_CR10","doi-asserted-by":"publisher","first-page":"62","DOI":"10.1109\/4234.824757","volume":"4","author":"L. Ping","year":"2000","unstructured":"Ping, L., Leung, W.K.: Decoding Low Density Parity Check Codes with Finite Quantization Bits. IEEE Communications Letters\u00a04(2), 62\u201364 (2000)","journal-title":"IEEE Communications Letters"},{"key":"28_CR11","doi-asserted-by":"crossref","unstructured":"Falc\u00e3o, G., Sousa, L., Silva, V.: Massive Parallel LDPC Decoding on GPU. In: Proceedings of the 13th ACM SIGPLAN Symposium on Principles and practice of parallel programming (PPoPP 2008), Salt Lake City, Utah, USA, pp. 83\u201390 (2008)","DOI":"10.1145\/1345206.1345221"},{"key":"28_CR12","unstructured":"NVIDIA, \n                    \n                      http:\/\/developer.nvidia.com\/object\/cuda.html"},{"issue":"5","key":"28_CR13","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/MC.2007.161","volume":"40","author":"S. Yamagiwa","year":"2007","unstructured":"Yamagiwa, S., Sousa, L.: Caravela: A Novel Stream-based Distributed Computing Environment. IEEE Computer\u00a040(5), 76\u201383 (2007)","journal-title":"IEEE Computer"},{"key":"28_CR14","unstructured":"International Business\u00a0Machines Corporation, CELL Broadband Engine Architecture (2006)"},{"key":"28_CR15","unstructured":"Hu, X.-Y., Eleftheriou, E., Arnold, D.-M., Dholakia, A.: Efficient Implementations of the Sum-Product Algorithm for Decoding LDPC Codes. In: IEEE GLOBECOM 2001, vol.\u00a02, pp. 1063\u20131067 (2001)"},{"key":"28_CR16","unstructured":"Hofstee, H.: Power Efficient Processor Architecture and the Cell Processor. In: 11th International Symposium on High-Performance Computer Architectures (HPCA), pp. 258\u2013262 (2005)"},{"key":"28_CR17","unstructured":"Sony Computer\u00a0Entertainment Incorporated, SPU C\/C++ Language Extensions (2005)"},{"key":"28_CR18","unstructured":"International Business\u00a0Machines Corporation, Synergistic Processor Unit Instruction Set Architecture (2007)"},{"issue":"3","key":"28_CR19","doi-asserted-by":"publisher","first-page":"684","DOI":"10.1109\/JSSC.2007.916610","volume":"43","author":"C.-H. Liu","year":"2008","unstructured":"Liu, C.-H., Yen, S.-W., Chen, C.-L., Chang, H.-C., Lee, C.-Y., Hsu, Y.-S., Jou, S.-J.: An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications. IEEE Journal of Solid-State Circuits\u00a043(3), 684\u2013694 (2008)","journal-title":"IEEE Journal of Solid-State Circuits"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,19]],"date-time":"2019-05-19T12:02:19Z","timestamp":1558267339000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}