{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T05:15:59Z","timestamp":1738905359814,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":21,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540929895"},{"type":"electronic","value":"9783540929901"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-92990-1_7","type":"book-chapter","created":{"date-parts":[[2008,12,23]],"date-time":"2008-12-23T11:36:15Z","timestamp":1230032175000},"page":"65-79","source":"Crossref","is-referenced-by-count":11,"title":["Integrated Modulo Scheduling for Clustered VLIW Architectures"],"prefix":"10.1007","author":[{"given":"Mattias V.","family":"Eriksson","sequence":"first","affiliation":[]},{"given":"Christoph W.","family":"Kessler","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"3","key":"7_CR1","doi-asserted-by":"publisher","first-page":"367","DOI":"10.1145\/212094.212131","volume":"27","author":"V.H. Allan","year":"1995","unstructured":"Allan, V.H., Jones, R.B., Lee, R.M., Allan, S.J.: Software pipelining. ACM Comput. Surv.\u00a027(3), 367\u2013432 (1995)","journal-title":"ACM Comput. Surv."},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Altman, E.R., Govindarajan, R., Gao, G.R.: Scheduling and mapping: Software pipelining in the presence of structural hazards. In: Proc. SIGPLAN 1995 Conf. on Programming Language Design and Implementation, pp. 139\u2013150 (1995)","DOI":"10.1145\/223428.207128"},{"issue":"9","key":"7_CR3","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/C-M.1981.220595","volume":"14","author":"A.E. Charlesworth","year":"1981","unstructured":"Charlesworth, A.E.: An approach to scientific array processing: The architectural design of the AP-120b\/FPS-164 family. Computer\u00a014(9), 18\u201327 (1981)","journal-title":"Computer"},{"key":"7_CR4","doi-asserted-by":"publisher","first-page":"175","DOI":"10.1109\/PACT.2001.953298","volume-title":"PACT 2001: Proc. 2001 Int. Conf. on Parallel Architectures and Compilation Techniques","author":"J.M. Codina","year":"2001","unstructured":"Codina, J.M., S\u00e1nchez, J., Gonz\u00e1lez, A.: A unified modulo scheduling and register allocation technique for clustered processors. In: PACT 2001: Proc. 2001 Int. Conf. on Parallel Architectures and Compilation Techniques, pp. 175\u2013184. IEEE Computer Society, Los Alamitos (2001)"},{"key":"7_CR5","unstructured":"Cortadella, J., Badia, R.M., S\u00e1nchez, F.: A mathematical formulation of the loop pipelining problem. In: XI Conference on Design of Integrated Circuits and Systems, Barcelona, pp. 355\u2013360 (1996)"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Eriksson, M.V., Skoog, O., Kessler, C.W.: Optimal vs. heuristic integrated code generation for clustered VLIW architectures. In: SCOPES, pp. 11\u201320 (2008)","DOI":"10.1145\/1361096.1361099"},{"issue":"9","key":"7_CR7","doi-asserted-by":"publisher","first-page":"1266","DOI":"10.1109\/43.240074","volume":"12","author":"C.H. Gebotys","year":"1993","unstructured":"Gebotys, C.H., Elmasry, M.I.: Global optimization approach for architectural synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a012(9), 1266\u20131278 (1993)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Huff, R.A.: Lifetime-sensitive modulo scheduling. In: Proc. ACM SIGPLAN Conf. on Programming Language Design and Implementation, pp. 258\u2013267 (1993)","DOI":"10.1145\/155090.155115"},{"issue":"18","key":"7_CR9","doi-asserted-by":"publisher","first-page":"2369","DOI":"10.1002\/cpe.1175","volume":"19","author":"C. Kessler","year":"2007","unstructured":"Kessler, C., Bednarski, A., Eriksson, M.: Classification and generation of schedules for VLIW processors. Concurrency and Computation: Practice and Experience\u00a019(18), 2369\u20132389 (2007)","journal-title":"Concurrency and Computation: Practice and Experience"},{"issue":"7","key":"7_CR10","doi-asserted-by":"publisher","first-page":"318","DOI":"10.1145\/960116.54022","volume":"23","author":"M. Lam","year":"1988","unstructured":"Lam, M.: Software pipelining: an effective scheduling technique for VLIW machines. SIGPLAN Not.\u00a023(7), 318\u2013328 (1988)","journal-title":"SIGPLAN Not."},{"key":"7_CR11","doi-asserted-by":"crossref","unstructured":"Llosa, J., Gonzalez, A., Ayguade, E., Valero, M.: Swing modulo scheduling: a lifetime-sensitive approach. In: Proceedings of the Conference on Parallel Architectures and Compilation Techniques, pp. 80\u201386 (October 1996)","DOI":"10.1109\/PACT.1996.554030"},{"key":"7_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"126","DOI":"10.1007\/978-3-540-71229-9_9","volume-title":"Compiler Construction","author":"S.G. Nagarakatte","year":"2007","unstructured":"Nagarakatte, S.G., Govindarajan, R.: Register allocation and optimal spill code scheduling in software pipelined loops using 0-1 integer linear programming formulation. In: Krishnamurthi, S., Odersky, M. (eds.) CC 2007. LNCS, vol.\u00a04420, pp. 126\u2013140. Springer, Heidelberg (2007)"},{"key":"7_CR13","first-page":"29","volume-title":"POPL 1993: Proceedings of the 20th ACM symp. on Principles of programming languages","author":"Q. Ning","year":"1993","unstructured":"Ning, Q., Gao, G.R.: A novel framework of register allocation for software pipelining. In: POPL 1993: Proceedings of the 20th ACM symp. on Principles of programming languages, pp. 29\u201342. ACM, New York (1993)"},{"key":"7_CR14","doi-asserted-by":"publisher","first-page":"50","DOI":"10.1145\/1140389.1140395","volume-title":"SCOPES 2005: Proc. workshop on Software and compilers for embedded systems","author":"M. Pister","year":"2005","unstructured":"Pister, M., K\u00e4stner, D.: Generic software pipelining at the assembly level. In: SCOPES 2005: Proc. workshop on Software and compilers for embedded systems, pp. 50\u201361. ACM, New York (2005)"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Rau, B.R.: Iterative modulo scheduling: An algorithm for software pipelining loops. In: MICRO-27, pp. 63\u201374 (November 1994)","DOI":"10.1145\/192724.192731"},{"issue":"4","key":"7_CR16","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1145\/1014192.802449","volume":"12","author":"B.R. Rau","year":"1981","unstructured":"Rau, B.R., Glaeser, C.D.: Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing. SIGMICRO Newsl.\u00a012(4), 183\u2013198 (1981)","journal-title":"SIGMICRO Newsl."},{"issue":"7","key":"7_CR17","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1145\/315253.314427","volume":"34","author":"E. Stotzer","year":"1999","unstructured":"Stotzer, E., Leiss, E.: Modulo scheduling for the TMS320C6x VLIW DSP architecture. SIGPLAN Not.\u00a034(7), 28\u201334 (1999)","journal-title":"SIGPLAN Not."},{"key":"7_CR18","unstructured":"Texas Instruments Incorporated. TMS320C6000 CPU and Instruction Set Reference Guide (2000)"},{"issue":"11","key":"7_CR19","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TC.2007.70752","volume":"56","author":"S.-A.-A. Touati","year":"2007","unstructured":"Touati, S.-A.-A.: On periodic register need in software pipelining. IEEE Trans. Comput.\u00a056(11), 1493\u20131504 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"7_CR20","unstructured":"\u017eivojnovi\u0107, V., Velarde, J.M., Schl\u00e4ger, C., Meyr, H.: DSPSTONE: A DSP-oriented benchmarking methodology. In: Proc. Int. Conf. on Signal Processing and Technology (ICSPAT 1994) (1994)"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Wilson, T.C., Grewal, G.W., Banerji, D.K.: An ILP Solution for Simultaneous Scheduling, Allocation, and Binding in Multiple Block Synthesis. In: Proc. Int. Conf. on Computer Design (ICCD), pp. 581\u2013586 (1994)","DOI":"10.1109\/ICCD.1994.331981"}],"container-title":["Lecture Notes in Computer Science","High Performance Embedded Architectures and Compilers"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-92990-1_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,6]],"date-time":"2025-02-06T10:24:34Z","timestamp":1738837474000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-92990-1_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540929895","9783540929901"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-92990-1_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}