{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:16:25Z","timestamp":1725524185238},"publisher-location":"Berlin, Heidelberg","reference-count":8,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540937982"},{"type":"electronic","value":"9783540937999"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-93799-9_3","type":"book-chapter","created":{"date-parts":[[2009,1,19]],"date-time":"2009-01-19T11:42:40Z","timestamp":1232365360000},"page":"36-56","source":"Crossref","is-referenced-by-count":0,"title":["Performance Characterization of Itanium\u00ae 2-Based Montecito Processor"],"prefix":"10.1007","author":[{"given":"Darshan","family":"Desai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gerolf F.","family":"Hoflehner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arun","family":"Kejariwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel M.","family":"Lavery","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexandru","family":"Nicolau","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander V.","family":"Veidenbaum","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cameron","family":"McNairy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"1","key":"3_CR1","doi-asserted-by":"publisher","first-page":"197","DOI":"10.1109\/JSSC.2005.859894","volume":"41","author":"S. Naffziger","year":"2006","unstructured":"Naffziger, S., Stackhouse, B., Grutkowski, T., Josephson, D., Desai, J., Alon, E., Horowitz, M.: The implementation of a 2-core multi-threaded itaniumR -family processor. IEEE Journal of Solid-State Circuits\u00a041(1), 197\u2013209 (2006)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"2","key":"3_CR2","doi-asserted-by":"publisher","first-page":"10","DOI":"10.1109\/MM.2005.34","volume":"25","author":"C. McNairy","year":"2005","unstructured":"McNairy, C., Bhatia, R.: Montecito: A dual-core, dual-thread Itanium processor. IEEE Micro.\u00a025(2), 10\u201320 (2005)","journal-title":"IEEE Micro."},{"key":"3_CR3","unstructured":"SPEC CPU (2006), \n                    \n                      http:\/\/www.spec.org\/cpu2006"},{"key":"3_CR4","unstructured":"Caliper, \n                    \n                      http:\/\/ieeexplore.ieee.org\/iel5\/4434\/19364\/00895108.pdf"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Kandiraju, G.B., Sivasubramaniam, A.: Characterizing the d-TLB behavior of SPEC CPU 2000 benchmarks. In: Proceedings of the 2002 ACM SIGMETRICS International Conference on Measurement and Modeling of Computer Systems, Marina Del Rey, CA, pp. 129\u2013139 (2002)","DOI":"10.1145\/511334.511351"},{"key":"3_CR6","unstructured":"Dual-Core Update to the IntelRItaniumR2 Processor Reference Manual, Revision 0.9 (January 2006), \n                    \n                      http:\/\/download.intel.com\/design\/Itanium2\/manuals\/30806501.pdf"},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Cvetanovic, Z., Bhandarkar, D.: Performance characterization of the Alpha 21164 microprocessor using TP and SPEC workloads. In: Proceedings of the 2nd International Symposium on High-Performance Computer Architecture, San Jose, CA, pp. 270\u2013280 (February 1996)","DOI":"10.1109\/HPCA.1996.501192"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Yeh, T.-Y., Patt, Y.N.: Alternative implementations of two-level adaptive branch prediction. In: Proceedings of the 19th International Symposium on Computer Architecture, Queensland, Australia, pp. 124\u2013134 (1992)","DOI":"10.1145\/139669.139709"}],"container-title":["Lecture Notes in Computer Science","Computer Performance Evaluation and Benchmarking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-93799-9_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T17:22:36Z","timestamp":1551720156000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-93799-9_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540937982","9783540937999"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-93799-9_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}