{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T05:46:20Z","timestamp":1751348780515},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540937982"},{"type":"electronic","value":"9783540937999"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-93799-9_4","type":"book-chapter","created":{"date-parts":[[2009,1,19]],"date-time":"2009-01-19T11:42:40Z","timestamp":1232365360000},"page":"57-76","source":"Crossref","is-referenced-by-count":8,"title":["A Tale of Two Processors: Revisiting the RISC-CISC Debate"],"prefix":"10.1007","author":[{"given":"Ciji","family":"Isen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eugene","family":"John","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"4_CR1","unstructured":"Agerwala, T., Cocke, J.: High-performance reduced instruction set processors. Technical report, IBM Computer Science (1987)"},{"key":"4_CR2","doi-asserted-by":"crossref","unstructured":"Bekerman, M., Yoaz, A., Gabbay, F., Jourdan, S., Kalaev, M., Ronen, R.: Early load address resolution via register tracking. In: Proceedings of the 27th Annual international Symposium on Computer Architecture, pp. 306\u2013315","DOI":"10.1145\/339647.339705"},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Bhandarkar, D., Clark, D.W.: Performance from architecture: comparing a RISC and a CISC with similar hardware organization. In: Proceedings of ASPLOS 1991, pp. 310\u2013319 (1991)","DOI":"10.1145\/106972.107003"},{"issue":"1","key":"4_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/250015.250016","volume":"25","author":"D. Bhandarkar","year":"1997","unstructured":"Bhandarkar, D.: A Tale of two Chips. ACM SIGARCH Computer Architecture News\u00a025(1), 1\u201312 (1997)","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Bhandarkar, D., Ding, J.: Performance Characterization of the Pentium\u00ae Pro Processor. In: Proceedings of the 3rd IEEE Symposium on High Performance Computer Architecture, February 01-05, 1997, pp. 288\u2013297 (1997)","DOI":"10.1109\/HPCA.1997.569689"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Chow, F., Correll, S., Himelstein, M., Killian, E., Weber, L.: How many addressing modes are enough. In: Proceedings of ASPLOS-2, pp. 117\u2013121 (1987)","DOI":"10.1145\/36177.36193"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Cmelik, et al.: An analysis of MIPS and SPARC instruction set utilization on the SPEC benchmarks. In: ASPLOS 1991, pp. 290\u2013302 (1991)","DOI":"10.1145\/106972.107001"},{"key":"4_CR8","unstructured":"Hennessy, Gelsinger Debate: Can the 386 Architecture Keep Up? John Hennessy and Pat Gelsinger Debate the Future of RISC vs. CISC: Microprocessor Report"},{"issue":"11","key":"4_CR9","doi-asserted-by":"publisher","first-page":"1221","DOI":"10.1109\/TC.1984.1676395","volume":"33","author":"J. Hennessy","year":"1984","unstructured":"Hennessy, J.: VLSI Processor Architecture. IEEE Transactions on Computers\u00a0C-33(11), 1221\u20131246 (1984)","journal-title":"IEEE Transactions on Computers"},{"key":"4_CR10","unstructured":"Hennessy, J.: VLSI RISC Processors. VLSI Systems Design, VI:10, pp. 22\u201332 (October 1985)"},{"key":"4_CR11","unstructured":"Inside Intel Core Microarchitecture: Setting New Standards for Energy-Efficient Performance, http:\/\/www.intel.com\/technology\/architecture-silicon\/core\/"},{"key":"4_CR12","unstructured":"Smith, J.E., Weiss, S.: PowerPC 601 and Alpha 21064. A Tale of Two RISCs, IEEE Computer"},{"key":"4_CR13","unstructured":"Microprocessor Report \u2013 Chart Watch - Server Processors. Data as of (October 2007) http:\/\/www.mdronline.com\/mpr\/cw\/cw_wks.html"},{"issue":"6","key":"4_CR14","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1145\/641914.641917","volume":"8","author":"D.A. Patterson","year":"1980","unstructured":"Patterson, D.A., Ditzel, D.R.: The case for the reduced instruction set computer. Computer architecture News\u00a08(6), 25\u201333 (1980)","journal-title":"Computer architecture News"},{"issue":"1","key":"4_CR15","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1145\/2465.214917","volume":"28","author":"D. Patterson","year":"1985","unstructured":"Patterson, D.: Reduced Instruction Set Computers. Communications of the ACM\u00a028(1), 8\u201321 (1985)","journal-title":"Communications of the ACM"},{"key":"4_CR16","unstructured":"Kanter, D.: Fall Processor Forum 2006: IBM\u2019s POWER6, http:\/\/www.realworldtech.com\/"},{"key":"4_CR17","unstructured":"Kanter, D.: Intel\u2019s Next Generation Microarchitecture Unveiled. Real World Technologies (March 2006), http:\/\/www.realworldtech.com"},{"key":"4_CR18","unstructured":"SPEC Benchmarks, http:\/\/www.spec.org"},{"issue":"1","key":"4_CR19","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1145\/1241601.1241617","volume":"35","author":"M. Wong","year":"2007","unstructured":"Wong, M.: C++ benchmarks in SPEC CPU 2006. SIGARCH Computer Architecture News\u00a035(1), 77\u201383 (2007)","journal-title":"SIGARCH Computer Architecture News"}],"container-title":["Lecture Notes in Computer Science","Computer Performance Evaluation and Benchmarking"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-93799-9_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T06:45:43Z","timestamp":1558075543000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-93799-9_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540937982","9783540937999"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-93799-9_4","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}