{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T11:10:21Z","timestamp":1738926621866,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_10","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"93-102","source":"Crossref","is-referenced-by-count":2,"title":["Mixed Radix-2 and High-Radix RNS Bases for Low-Power Multiplication"],"prefix":"10.1007","author":[{"given":"Ioannis","family":"Kouretas","sequence":"first","affiliation":[]},{"given":"Vassilis","family":"Paliouras","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"4","key":"10_CR1","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/101.950050","volume":"17","author":"T. Stouraitis","year":"2001","unstructured":"Stouraitis, T., Paliouras, V.: Considering the alternatives in low-power design. IEEE Circuits and Devices\u00a017(4), 23\u201329 (2001)","journal-title":"IEEE Circuits and Devices"},{"key":"10_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"546","DOI":"10.1007\/978-3-540-74442-9_53","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"C. Basetas","year":"2007","unstructured":"Basetas, C., Kouretas, I., Paliouras, V.: Low-power digital filtering based on the logarithmic number system. In: Az\u00e9mard, N., Svensson, L. (eds.) PATMOS 2007. LNCS, vol.\u00a04644, pp. 546\u2013555. Springer, Heidelberg (2007)"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Taylor, F.: Residue arithmetic: A tutorial with examples. IEEE Computer, 50\u201362 (May 1984)","DOI":"10.1109\/MC.1984.1659138"},{"key":"10_CR4","doi-asserted-by":"publisher","first-page":"266","DOI":"10.1049\/el:20020192","volume":"38","author":"J. Ramirez","year":"2002","unstructured":"Ramirez, J., Garcia, A., Lopez-Buedo, S., Lloris, A.: RNS-enabled digital signal processor design. Electronics Letters\u00a038, 266\u2013268 (2002)","journal-title":"Electronics Letters"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Ramirez, J., Fernandez, P., Meyer-Base, U., Taylor, F., Garcia, A.: Index-Based RNS DWT architecture for custom IC designs. In: IEEE Workshop on Signal Processing Systems, pp. 70\u201379 (2001)","DOI":"10.1109\/SIPS.2001.957332"},{"key":"10_CR6","volume-title":"Residue Arithmetic and its Applications to Computer Technology","author":"N. Szab\u00f3","year":"1967","unstructured":"Szab\u00f3, N., Tanaka, R.: Residue Arithmetic and its Applications to Computer Technology. McGraw-Hill, New York (1967)"},{"issue":"11","key":"10_CR7","doi-asserted-by":"publisher","first-page":"2292","DOI":"10.1109\/49.895034","volume":"18","author":"T. Kelder","year":"2000","unstructured":"Kelder, T., Liew, T., Hanzo, L.: Adaptive Redundant Residue Number System Coded Multicarrier Modulation. IEEE Journal on Selected Areas in Communications\u00a0C-18(11), 2292\u20132301 (2000)","journal-title":"IEEE Journal on Selected Areas in Communications"},{"issue":"5","key":"10_CR8","doi-asserted-by":"publisher","first-page":"1363","DOI":"10.1109\/TWC.2004.833509","volume":"3","author":"A.S. Madhukumar","year":"2004","unstructured":"Madhukumar, A.S., Chin, F.: Enhanced architecture for residue number system-based CDMA for high-rate data transmission. IEEE Transactions on Wireless Communications\u00a03(5), 1363\u20131368 (2004)","journal-title":"IEEE Transactions on Wireless Communications"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Efstathiou, C., Vergos, H.T., Nikolos, D.: Modulo 2 n \u00b11 adder design using select-prefix blocks. IEEE Transactions on Computers\u00a052(11) (November 2003)","DOI":"10.1109\/TC.2003.1244938"},{"issue":"1","key":"10_CR10","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/12.980018","volume":"51","author":"A.A. Hiasat","year":"2002","unstructured":"Hiasat, A.A.: High-speed and reduced area modular adder structures for RNS. IEEE Transactions on Computers\u00a051(1), 84\u201389 (2002)","journal-title":"IEEE Transactions on Computers"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Wang, Z., Jullien, G.A., Miller, W.C.: An algorithm for multiplication modulo (2 n \u2009+\u20091). In: Proceedings of 29th Asilomar Conference on Signals, Systems and Computers, Pacific Grove, CA, pp. 956\u2013960 (1996)","DOI":"10.1109\/ACSSC.1995.540841"},{"key":"10_CR12","doi-asserted-by":"crossref","unstructured":"Cardarilli, G., Nannarelli, A., Re, M.: Reducing Power Dissipation in FIR Filters using the Residue Number System. In: Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems, vol.\u00a01, pp. 320\u2013323 (August 2000)","DOI":"10.1109\/MWSCAS.2000.951651"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Nannarelli, A., Re, M., Cardarilli, G.C.: Tradeoffs Between Residue Number System and Traditional FIR Filters. In: Proceedings of the 2001 IEEE International Symposium on Circuits and Systems (ISCAS), vol.\u00a0II, pp. 305\u2013308 (2001)","DOI":"10.1109\/ISCAS.2001.921068"},{"key":"10_CR14","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1145\/505306.505309","volume-title":"GLSVLSI 2002: Proceedings of the 12th ACM Great Lakes symposium on VLSI","author":"V. Paliouras","year":"2002","unstructured":"Paliouras, V., Skavantzos, A., Stouraitis, T.: Multi-Voltage Low Power Convolvers Using the Polynomial Residue Number System. In: GLSVLSI 2002: Proceedings of the 12th ACM Great Lakes symposium on VLSI, pp. 7\u201311. ACM, New York (2002)"},{"issue":"10","key":"10_CR15","doi-asserted-by":"publisher","first-page":"1059","DOI":"10.1109\/82.877147","volume":"47","author":"V. Paliouras","year":"2001","unstructured":"Paliouras, V., Stouraitis, T.: Novel high-radix Residue Number System architectures. IEEE Transactions on Circuits and Systems \u2013 Part II\u00a047(10), 1059\u20131073 (2001)","journal-title":"IEEE Transactions on Circuits and Systems \u2013 Part II"},{"key":"10_CR16","doi-asserted-by":"crossref","unstructured":"Kouretas, I., Paliouras, V.: High-radix redundant circuits for RNS modulo r n \u2009\u2212\u20091, r n , or r n \u2009+\u20091. In: Proceedings of the 2003 IEEE International Symposium on Circuits and Systems (ISCAS), vol.\u00a0V, pp. 229\u2013232 (May 2003)","DOI":"10.1109\/ISCAS.2003.1206238"},{"key":"10_CR17","volume-title":"Residue Number System Arithmetic: Modern Applications in Digital Signal Processing","author":"M.A. Soderstrand","year":"1986","unstructured":"Soderstrand, M.A., Jenkins, W.K., Jullien, G.A., Taylor, F.J.: Residue Number System Arithmetic: Modern Applications in Digital Signal Processing. IEEE Press, Los Alamitos (1986)"},{"key":"10_CR18","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/PGEC.1964.263830","volume":"EC-13","author":"C. Wallace","year":"1964","unstructured":"Wallace, C.: A suggestion for a fast multiplier. IEEE Transactions on Electronic Computers\u00a0EC-13, 14\u201317 (1964)","journal-title":"IEEE Transactions on Electronic Computers"},{"issue":"6","key":"10_CR19","doi-asserted-by":"publisher","first-page":"571","DOI":"10.1109\/43.503928","volume":"15","author":"P.E. Landman","year":"1996","unstructured":"Landman, P.E., Rabaey, J.M.: Activity-Sensitive Architectural Power Analysis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a015(6), 571\u2013587 (1996)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"10_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"crossref","first-page":"662","DOI":"10.1007\/978-3-540-30205-6_68","volume-title":"Integrated Circuit and System Design","author":"K. Johansson","year":"2004","unstructured":"Johansson, K., Gustafsson, O., Wanhammar, L.: Power estimation for ripple-carry adders with correlated input data. In: Macii, E., Paliouras, V., Koufopavlou, O. (eds.) PATMOS 2004. LNCS, vol.\u00a03254, pp. 662\u2013674. Springer, Heidelberg (2004)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:08Z","timestamp":1738922648000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}