{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T11:10:25Z","timestamp":1738926625463,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":19,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_11","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"103-115","source":"Crossref","is-referenced-by-count":0,"title":["Power Optimization of Parallel Multipliers in Systems with Variable Word-Length"],"prefix":"10.1007","author":[{"given":"Saeeid Tahmasbi","family":"Oskuii","sequence":"first","affiliation":[]},{"given":"Per Gunnar","family":"Kjeldsberg","sequence":"additional","affiliation":[]},{"given":"Lars","family":"Lundheim","sequence":"additional","affiliation":[]},{"given":"Asghar","family":"Havashki","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"11_CR1","doi-asserted-by":"publisher","first-page":"1045","DOI":"10.1109\/T-C.1973.223648","volume":"22","author":"C.R. Baugh","year":"1973","unstructured":"Baugh, C.R., Wooley, B.A.: A two\u2019s complement parallel array multiplication algorithm. IEEE Trans. Computers\u00a0C-22, 1045\u20131047 (1973)","journal-title":"IEEE Trans. Computers"},{"key":"11_CR2","doi-asserted-by":"crossref","unstructured":"Bickerstaff, K.C., Schulte, M.J., Swartzlander Jr., E.E.: Reduced area multipliers. In: Proc. Intr. Conf. on App.-Specific Array Processors, pp. 478\u2013489 (1993)","DOI":"10.1109\/ASAP.1993.397168"},{"key":"11_CR3","doi-asserted-by":"crossref","unstructured":"Chittamuru, J., Burleson, W., Euh, J.: Dynamic wordlength variation for low-power 3D graphics texture mapping. In: IEEE Workshop on Signal Processing Systems, pp. 251\u2013256 (2003)","DOI":"10.1109\/SIPS.2003.1235678"},{"key":"11_CR4","volume-title":"Digital Arithmetic","author":"M.D. Ercegovac","year":"2004","unstructured":"Ercegovac, M.D., Lang, T.: Digital Arithmetic. Morgan Kaufmann Publ., San Francisco (2004)"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Ercolani, S., Favalli, M., Damiani, M., Olivo, P., Ricc\u00f3, B.: Estimate of signal probability in combinational logic networks. In: Proc. 1st European Test Conf., pp. 132\u2013138 (1989)","DOI":"10.1109\/ETC.1989.36234"},{"issue":"4","key":"11_CR6","doi-asserted-by":"publisher","first-page":"505","DOI":"10.1109\/JSSC.1986.1052564","volume":"21","author":"M. Hatamian","year":"1986","unstructured":"Hatamian, M., Cash, G.L.: A 70-MHz 8-bit x 8 bit parallel pipelined multiplier in 2.5-\u03bcm CMOS. IEEE J. Solid-State Circ.\u00a0SC-21(4), 505\u2013513 (1986)","journal-title":"IEEE J. Solid-State Circ."},{"key":"11_CR7","unstructured":"Khoo, K.-Y., Yu, Z., Willson, A.N.: Bit-level arithmetic optimization for carry-save additions. In: Proc. IEEE\/ACM Intr. Conf. on Computer-Aided Design, pp. 14\u201319 (1999)"},{"issue":"2","key":"11_CR8","doi-asserted-by":"publisher","first-page":"173","DOI":"10.1109\/92.386219","volume":"3","author":"P.E. Landman","year":"1995","unstructured":"Landman, P.E., Rabaey, J.M.: Architectural power analysis: the dual bit type method. IEEE Trans. Very Large Scale Integr. Syst.\u00a03(2), 173\u2013187 (1995)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"11_CR9","unstructured":"Ling, W., Savaria, Y.: Variable-precision multiplier for equalizer with adaptive modulation. In: Proc. 47th Midwest Symp. Circuits and Syst., pp. I\u2013553\u2013I\u2013556 (2004)"},{"key":"11_CR10","unstructured":"Muroyama, K.T.M., Yamaguchi, S., Yasuura, H.: A design method for a low power equalization circuit by adaptive bitwidth control. In: IEEE Intr. Symp. Communications and Information Technology, pp. 704\u2013709 (2004)"},{"issue":"3","key":"11_CR11","doi-asserted-by":"publisher","first-page":"294","DOI":"10.1109\/12.485568","volume":"45","author":"V. Oklobdzija","year":"1996","unstructured":"Oklobdzija, V., Villeger, D., Liu, S.: A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approach. IEEE Trans. Computers\u00a045(3), 294\u2013306 (1996)","journal-title":"IEEE Trans. Computers"},{"key":"11_CR12","volume-title":"Computer Arithmetic - Algorithms and Hardware Design","author":"B. Parhami","year":"2000","unstructured":"Parhami, B.: Computer Arithmetic - Algorithms and Hardware Design. Oxford University Press, New York (2000)"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Potkonjak, M., Rabaey, J.M.: Optimizing resource utilization using transformations. In: Proc. IEEE\/ACM Intr. Conf. on Comp.-Aided Design, pp. 88\u201391 (1991)","DOI":"10.1109\/ICCAD.1991.185199"},{"key":"11_CR14","volume-title":"Digital Signal Processing, Principles, Algorithms, and Aplications","author":"J. Proakis","year":"1996","unstructured":"Proakis, J., Manolakis, D.G.: Digital Signal Processing, Principles, Algorithms, and Aplications, 3rd edn. Prentice Hall, New Jersey (1996)","edition":"3"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Ramprasad, S., Shanbhag, N.R., Hajj, I.N.: Analytical estimation of transition activity from word-level signal statistics. In: Proc. Design Automation Conf., pp. 582\u2013587 (1997)","DOI":"10.1109\/DAC.1997.597213"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Tahmasbi Oskuii, S., Kjeldsberg, P.G., Aas, E.J.: Probabilistic gate-level power estimation using a novel waveform set method. In: Proc. 17th Great Lakes Symp. on VLSI, pp. 37\u201342 (March 2007)","DOI":"10.1145\/1228784.1228799"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Tahmasbi Oskuii, S., Kjeldsberg, P.G., Gustafsson, O.: Power optimized partial product reduction interconnect ordering in parallel multipliers. In: Proc. 25th IEEE Norchip Conf., Aalborg, Denmark (November 2007)","DOI":"10.1109\/NORCHP.2007.4481034"},{"issue":"10","key":"11_CR18","doi-asserted-by":"publisher","first-page":"2866","DOI":"10.1093\/ietfec\/e89-a.10.2866","volume":"89","author":"S. Yoshizawa","year":"2006","unstructured":"Yoshizawa, S., Miyanaga, Y.: Tunable wordlength architecture for a low power wireless OFDM demodulator. IEICE Trans. Fundam. Electron. Commun. Comput. Sci.\u00a0E89-A(10), 2866\u20132873 (2006)","journal-title":"IEICE Trans. Fundam. Electron. Commun. Comput. Sci."},{"key":"11_CR19","unstructured":"Yu, Z., Wasserman, L., Willson, A.: A painless way to reduce power dissipation by over 18% in Booth-encoded carry-save array multipliers for DSP. In: Proc. IEEE Workshop Signal Processing Syst., pp. 571\u2013580 (October 2000)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:35Z","timestamp":1738922675000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}