{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T16:25:53Z","timestamp":1781281553244,"version":"3.54.1"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"value":"9783540959472","type":"print"},{"value":"9783540959489","type":"electronic"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_12","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"116-125","source":"Crossref","is-referenced-by-count":7,"title":["A Design Space Comparison of 6T and 8T SRAM Core-Cells"],"prefix":"10.1007","author":[{"given":"Florian","family":"Bauer","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georg","family":"Georgakos","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","reference":[{"key":"12_CR1","doi-asserted-by":"crossref","unstructured":"Joshi, R., et al.: 6.6+ GHz Low Vmin, read and half select disturb-free 1.2 Mb SRAM. In: IEEE Symposium on VLSI Circuits, pp. 250\u2013251 (June 2007)","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"12_CR2","doi-asserted-by":"crossref","unstructured":"Ishikura, S., et al.: A 45nm 2port 8T-SRAM using hierarchical replica bitline technique with immunity from simultaneous R\/W access issues. In: IEEE Symposium on VLSI Circuits, 14-16 June 2007, pp. 254\u2013255 (2007)","DOI":"10.1109\/VLSIC.2007.4342740"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Chang, L., et al.: A\u00a05.3GHz\u00a08T-SRAM\u00a0with\u00a0Operation\u00a0down\u00a0to\u00a00.41V\u00a0in\u00a065nm CMOS. In: IEEE Symposium on VLSI Circuits, pp. 252\u2013253 (June 2007)","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"12_CR4","doi-asserted-by":"crossref","unstructured":"Morita, Y., et al.: An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design under DVS Environment. In: IEEE Symposium on VLSI Circuits, pp. 256\u2013257 (2007)","DOI":"10.1109\/VLSIC.2007.4342741"},{"issue":"1","key":"12_CR5","doi-asserted-by":"publisher","first-page":"141","DOI":"10.1109\/JSSC.2007.908005","volume":"43","author":"N. Verma","year":"2008","unstructured":"Verma, N., et al.: A 256 kb 65 nm 8t subthreshold sram employing sense-amplifier redundancy. IEEE J. Solid-State Circuits\u00a043(1), 141\u2013149 (2008)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"12_CR6","unstructured":"Zitzler, E., et al.: SPEA2: Improving the Strength Pareto Evolutionary Algorithm for Multiobjective Optimization. In: Proceedings of the EUROGEN 2001 Conference, pp. 95\u2013100 (2002)"},{"issue":"1","key":"12_CR7","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1109\/43.273749","volume":"13","author":"K. Antreich","year":"1994","unstructured":"Antreich, K., et al.: Circuit analysis and optimization driven by worst-case distances. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems\u00a013(1), 57\u201371 (1994)","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"5","key":"12_CR8","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/JSSC.1987.1052809","volume":"22","author":"E. Seevinck","year":"1987","unstructured":"Seevinck, E., et al.: Static-noise margin analysis of mos sram cells. IEEE Journal of Solid-State Circuits\u00a022(5), 748\u2013754 (1987)","journal-title":"IEEE Journal of Solid-State Circuits"},{"issue":"4","key":"12_CR9","doi-asserted-by":"publisher","first-page":"658","DOI":"10.1109\/4.913744","volume":"36","author":"A. Bhavnagarwala","year":"2001","unstructured":"Bhavnagarwala, A., et al.: The impact of intrinsic device fluctuations on CMOS SRAM cell stability. IEEE Journal of Solid-State Circuits\u00a036(4), 658\u2013665 (2001)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"12_CR10","doi-asserted-by":"crossref","unstructured":"Wann, C., et al.: SRAM Cell Design for Stability Methodology. In: IEEE VLSI-TSA International Symposium on VLSI Technology (VLSI-TSA-Tech.), pp. 21\u201322 (April 2005)","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"12_CR11","unstructured":"Luo, Z., et al.: High performance and low power transistors integrated in 65nm bulk CMOS technology. In: IEEE International on Electron Devices Meeting, IEDM Technical Digest, pp. 661\u2013664 (2004)"},{"key":"12_CR12","unstructured":"Luo, Z., et al.: High Performance Transistors Featured in an Aggressively Scaled 45nm Bulk CMOS Technology. In: IEEE Symposium on VLSI Technology, 2007, June 12-14, pp. 16\u201317 (2007)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:25Z","timestamp":1558103065000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009]]}}}