{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T21:45:01Z","timestamp":1751406301777},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_13","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"126-135","source":"Crossref","is-referenced-by-count":3,"title":["Latched CMOS DRAM Sense Amplifier Yield Analysis and Optimization"],"prefix":"10.1007","author":[{"given":"Yan","family":"Li","sequence":"first","affiliation":[]},{"given":"Helmut","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Florian","family":"Schnabel","sequence":"additional","affiliation":[]},{"given":"Roland","family":"Thewes","sequence":"additional","affiliation":[]},{"given":"Doris","family":"Schmitt-Landsiedel","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"issue":"10","key":"13_CR1","first-page":"1422","volume":"26","author":"R. Sarpeshkar","year":"1991","unstructured":"Sarpeshkar, R., et al.: Mismatch Sensitivity of a Simultaneously Latched CMOS Sense Amplifier. IEEE JSSC\u00a026(10), 1422\u20131431 (1991)","journal-title":"IEEE JSSC"},{"issue":"4","key":"13_CR2","first-page":"895","volume":"24","author":"R. Kraus","year":"1989","unstructured":"Kraus, R., et al.: Optimized Sensing Scheme of DRAM\u2019s. IEEE JSSC\u00a024(4), 895\u2013899 (1989)","journal-title":"IEEE JSSC"},{"issue":"5","key":"13_CR3","first-page":"607","volume":"30","author":"W.A.M. Noije Van","year":"1995","unstructured":"Van Noije, W.A.M., et al.: Precise Final State Determination of Mismatched CMOS Latches. IEEE JSSC\u00a030(5), 607\u2013611 (1995)","journal-title":"IEEE JSSC"},{"issue":"5","key":"13_CR4","first-page":"1433","volume":"24","author":"M.J.M. Pelgrom","year":"1989","unstructured":"Pelgrom, M.J.M., et al.: Matching properties of MOS transistors. IEEE JSSC\u00a024(5), 1433\u20131440 (1989)","journal-title":"IEEE JSSC"},{"key":"13_CR5","volume-title":"Taschenbuch der Mathematik","author":"I.N. Bronstein","year":"2001","unstructured":"Bronstein, I.N., Tuinhout, H.P., et al.: Taschenbuch der Mathematik. Verlag Harri Deutsch, Thun (2001)"},{"key":"13_CR6","unstructured":"Grinstead, C.M., et al.: Introduction to Probability: Second Revised edn., Dartmouth College, AMS (1997) ISBN-10: 0-8218-0749-8"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T23:26:40Z","timestamp":1551742000000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}