{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:17Z","timestamp":1725524477973},"publisher-location":"Berlin, Heidelberg","reference-count":10,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_14","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"136-145","source":"Crossref","is-referenced-by-count":0,"title":["Understanding the Effect of Intradie Random Process Variations in Nanometer Domino Logic"],"prefix":"10.1007","author":[{"given":"Massimo","family":"Alioto","sequence":"first","affiliation":[]},{"given":"Gaetano","family":"Palumbo","sequence":"additional","affiliation":[]},{"given":"Melita","family":"Pennisi","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"14_CR1","volume-title":"Matching Properties of Deep Sub-Micron MOS Transistors","author":"J.A. Croon","year":"2005","unstructured":"Croon, J.A., Sansen, W., Maes, H.E.: Matching Properties of Deep Sub-Micron MOS Transistors. Springer, Heidelberg (2005)"},{"key":"14_CR2","volume-title":"Statistical Analysis and Optimization for VLSI: Timing and Power","author":"A. Srivastava","year":"2005","unstructured":"Srivastava, A., Sylvester, D., Blaauw, D.: Statistical Analysis and Optimization for VLSI: Timing and Power. Springer, Heidelberg (2005)"},{"issue":"12","key":"14_CR3","doi-asserted-by":"publisher","first-page":"1322","DOI":"10.1109\/TVLSI.2006.887809","volume":"14","author":"M. Alioto","year":"2006","unstructured":"Alioto, M., Palumbo, G.: Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison. IEEE Trans. on VLSI Systems\u00a014(12), 1322\u20131335 (2006)","journal-title":"IEEE Trans. on VLSI Systems"},{"issue":"4","key":"14_CR4","doi-asserted-by":"publisher","first-page":"360","DOI":"10.1109\/92.645062","volume":"5","author":"M. Eisele","year":"1997","unstructured":"Eisele, M., Berthold, J., Schmitt-Landsiedel, D., Mahnkopf, R.: The impact of Intra-Die Device Parameter Variations on Path Delays and on the Design for Yield of Low Voltage Digital Circuits. IEEE Transaction on VLSI Systems\u00a05(4), 360\u2013368 (1997)","journal-title":"IEEE Transaction on VLSI Systems"},{"issue":"11","key":"14_CR5","doi-asserted-by":"publisher","first-page":"1396","DOI":"10.1109\/JSSC.2002.803949","volume":"37","author":"J.W. Tschanz","year":"2002","unstructured":"Tschanz, J.W., et al.: Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE Journal of Solid State Circuits\u00a037(11), 1396\u20131402 (2002)","journal-title":"IEEE Journal of Solid State Circuits"},{"key":"14_CR6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5573-5","volume-title":"High Speed CMOS Design Styles","author":"K. Bernstein","year":"1999","unstructured":"Bernstein, K., et al.: High Speed CMOS Design Styles. Kluwer Academic Publishers, Dordrecht (1999)"},{"key":"14_CR7","volume-title":"Digital Integrated Circuits (A Design Perspective)","author":"J. Rabaey","year":"2003","unstructured":"Rabaey, J., Chandrakasan, A., Nikolic, B.: Digital Integrated Circuits (A Design Perspective). Prentice Hall, Englewood Cliffs (2003)"},{"issue":"1","key":"14_CR8","doi-asserted-by":"publisher","first-page":"86","DOI":"10.1109\/TVLSI.2007.909792","volume":"16","author":"K. Agarwal","year":"2008","unstructured":"Agarwal, K., Nassif, S.: The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies. IEEE Trans. on VLSI Systems\u00a016(1), 86\u201397 (2008)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"14_CR9","doi-asserted-by":"publisher","first-page":"1057","DOI":"10.1109\/JSSC.1986.1052648","volume":"6","author":"K. Lakshmikumar","year":"1986","unstructured":"Lakshmikumar, K., Hadaway, R., Copeland, M.: Characterization and modeling of mismatch in MOS transistors for precision analog design. IEEE Journal Solid State Circuits\u00a06, 1057\u20131066 (1986)","journal-title":"IEEE Journal Solid State Circuits"},{"issue":"5","key":"14_CR10","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/JSSC.1989.572629","volume":"24","author":"M. Pelgrom","year":"1989","unstructured":"Pelgrom, M., Duinmaijer, A., Welbers, A.: Matching Properties of MOS Transistors. IEEE Journal Solid State Circuits\u00a024(5), 1433\u20131439 (1989)","journal-title":"IEEE Journal Solid State Circuits"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,3,4]],"date-time":"2019-03-04T22:19:34Z","timestamp":1551737974000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}