{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T11:10:25Z","timestamp":1738926625433,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":6,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_16","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"156-166","source":"Crossref","is-referenced-by-count":0,"title":["Static Timing Model Extraction for Combinational Circuits"],"prefix":"10.1007","author":[{"given":"Bing","family":"Li","sequence":"first","affiliation":[]},{"given":"Christoph","family":"Knoth","sequence":"additional","affiliation":[]},{"given":"Walter","family":"Schneider","sequence":"additional","affiliation":[]},{"given":"Manuel","family":"Schmidt","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"16_CR1","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"M.C. Hansen","year":"1999","unstructured":"Hansen, M.C., Yalcin, H., Hayes, J.P.: Unveiling the iscas-85 benchmarks: a case study in reverse engineering. IEEE Design & Test of Computers\u00a016, 72\u201380 (1999)","journal-title":"IEEE Design & Test of Computers"},{"key":"16_CR2","doi-asserted-by":"publisher","first-page":"1205","DOI":"10.1109\/43.662683","volume":"16","author":"N. Kobayashi","year":"1997","unstructured":"Kobayashi, N., Malik, S.: Delay abstraction in combinational logic circuits. IEEE Trans. Computer-Adied Design of Integrated Circuits and Systems\u00a016, 1205\u20131212 (1997)","journal-title":"IEEE Trans. Computer-Adied Design of Integrated Circuits and Systems"},{"key":"16_CR3","doi-asserted-by":"crossref","unstructured":"Moon, C.W., Kriplani, H., Belkhale, K.P.: Timing model extraction of hierarchical blocks by graph reduction. In: Proc. of the Design Automation Conf., pp. 152\u2013157 (2002)","DOI":"10.1145\/513955.513957"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Sapatnekar, S.S.: Efficient calculation of all-pairs input-to-output delays in synchronous sequential circuits. In: Proc. of IEEE International Symposium on Circuits and Systems, pp. 520\u2013523 (1996)","DOI":"10.1109\/ISCAS.1996.542015"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Visweswariah, C., Conn, A.R.: Formulation of static circuit optimization with reduced size, degeneracy and redundancy by timing graph manipulation. In: Proc. of Intl. Conf. on Computer-Aided Design, pp. 244\u2013251 (1999)","DOI":"10.1109\/ICCAD.1999.810656"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Zhou, S., Zhu, Y., Hu, Y., Graham, R., Hutton, M., Cheng, C.-K.: Timing model reduction for hierarchical timing analysis. In: Proc. of Intl. Conf. on Computer-Aided Design, pp. 415\u2013422 (2006)","DOI":"10.1109\/ICCAD.2006.320150"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:22Z","timestamp":1738922662000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":6,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}