{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:21:16Z","timestamp":1725524476231},"publisher-location":"Berlin, Heidelberg","reference-count":20,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_19","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"188-198","source":"Crossref","is-referenced-by-count":2,"title":["Logic Synthesis of Handshake Components Using Structural Clustering Techniques"],"prefix":"10.1007","author":[{"given":"Francisco","family":"Fern\u00e1ndez-Nogueira","sequence":"first","affiliation":[]},{"given":"Josep","family":"Carmona","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"19_CR1","unstructured":"I.T.R.S.: Design (2005), http:\/\/www.itrs.net\/Links\/2005ITRS\/Design2005.pdf"},{"issue":"2","key":"19_CR2","doi-asserted-by":"publisher","first-page":"223","DOI":"10.1109\/5.740016","volume":"87","author":"C.H.K. Berkel van","year":"1999","unstructured":"van Berkel, C.H.K., Josephs, M.B., Nowick, S.M.: Scanning the technology: Applications of asynchronous circuits. Proc. of the IEEE\u00a087(2), 223\u2013233 (1999)","journal-title":"Proc. of the IEEE"},{"key":"19_CR3","unstructured":"Ykman-Couvreur, C., Lin, B., de Man, H.: Assassin: A synthesis system for asynchronous control circuits. Technical report, IMEC (September 1994)"},{"key":"19_CR4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1417-6","volume-title":"Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools","author":"R.M. Fuhrer","year":"2001","unstructured":"Fuhrer, R.M., Nowick, S.M.: Sequential Optimization of Asynchronous and Synchronous Finite-State Machines: Algorithms and Tools. Kluwer Academic Publishers, Dordrecht (2001)"},{"key":"19_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-55989-1","volume-title":"Logic Synthesis of Asynchronous Controllers and Interfaces","author":"J. Cortadella","year":"2002","unstructured":"Cortadella, J., Kishinevsky, M., Kondratyev, A., Lavagno, L., Yakovlev, A.: Logic Synthesis of Asynchronous Controllers and Interfaces. Springer, Heidelberg (2002)"},{"key":"19_CR6","doi-asserted-by":"crossref","unstructured":"van Berkel, K., Kessels, J., Roncken, M., Saeijs, R., Schalij, F.: The VLSI-programming language Tangram and its translation into handshake circuits. In: Proc. European Conference on Design Automation (EDAC), pp. 384\u2013389 (1991)","DOI":"10.1109\/EDAC.1991.206431"},{"key":"19_CR7","unstructured":"Bardsley, A.: Implementing Balsa Handshake Circuits. PhD thesis, Department of Computer Science, University of Manchester (2000)"},{"key":"19_CR8","doi-asserted-by":"crossref","unstructured":"Chelcea, T., Nowick, S.M.: Resynthesis and peephole transformations for the optimization of large-scale asynchronous systems. In: Proc. ACM\/IEEE Design Automation Conference (June 2002)","DOI":"10.1145\/513918.514023"},{"issue":"9","key":"19_CR9","doi-asserted-by":"publisher","first-page":"1637","DOI":"10.1109\/TCAD.2005.859516","volume":"25","author":"J. Carmona","year":"2006","unstructured":"Carmona, J., Colom, J.M., Cortadella, J., Garc\u00eda-Vall\u00e9s, F.: Synthesis of asynchronous controllers using integer linear programming. IEEE Transactions on Computer-Aided Design\u00a025(9), 1637\u20131651 (2006)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"19_CR10","doi-asserted-by":"crossref","unstructured":"Chelcea, T., Bardsley, A., Edwards, D., Nowick, S.M.: A burst-mode oriented back-end for the Balsa synthesis system. In: Proc. Design, Automation and Test in Europe (DATE), pp. 330\u2013337 (March 2002)","DOI":"10.1109\/DATE.2002.998294"},{"key":"19_CR11","doi-asserted-by":"crossref","unstructured":"Kolks, T., Vercauteren, S., Lin, B.: Control resynthesis for control-dominated asynchronous designs. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems (March 1996)","DOI":"10.1109\/ASYNC.1996.494454"},{"key":"19_CR12","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"M.A. Pe\u00f1a","year":"1996","unstructured":"Pe\u00f1a, M.A., Cortadella, J.: Combining process algebras and Petri nets for the specification and synthesis of asynchronous circuits. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems. IEEE Computer Society Press, Los Alamitos (1996)"},{"key":"19_CR13","first-page":"84","volume-title":"Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems","author":"I. Blunno","year":"2000","unstructured":"Blunno, I., Lavagno, L.: Automated synthesis of micro-pipelines from behavioral Verilog HDL. In: Proc. International Symposium on Advanced Research in Asynchronous Circuits and Systems, pp. 84\u201392. IEEE Computer Society Press, Los Alamitos (2000)"},{"key":"19_CR14","unstructured":"Taylor, S.: Data-Driven Handshake Circuit Synthesis. PhD thesis, Dept. of Computer Science, University of Manchester (2007)"},{"issue":"1","key":"19_CR15","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/TCAD.2007.907238","volume":"27","author":"J. Carmona","year":"2008","unstructured":"Carmona, J., Cortadella, J.: Encoding large asynchronous controllers with ILP techniques. IEEE Transactions on Computer-Aided Design\u00a027(1), 20\u201333 (2008)","journal-title":"IEEE Transactions on Computer-Aided Design"},{"key":"19_CR16","doi-asserted-by":"crossref","unstructured":"Murata, T.: Petri Nets: Properties, analysis and applications. In: Proceedings of the IEEE, pp. 541\u2013580 (April 1989)","DOI":"10.1109\/5.24143"},{"key":"19_CR17","unstructured":"Fern\u00e1ndez, F., Carmona, J.: Logic synthesis of handshake components using structural clustering techniques. Technical Report LSI-08-8-R, Software Department, Universitat Polit\u00e8cnica de Catalunya (2008)"},{"key":"19_CR18","doi-asserted-by":"crossref","unstructured":"Plana, L.A., Taylor, S., Edwards, D.: Attacking control overhead to improve synthesised asynchronous circuit performance. In: ICCD, pp. 703\u2013710 (2005)","DOI":"10.1109\/ICCD.2005.31"},{"key":"19_CR19","unstructured":"Ykman-Couvreur, C., Vanbekbergen, P., Lin, B.: Concurrency reduction transformations on state graphs for asynchronous circuit synthesis. In: Proc. International Workshop on Logic Synthesis (May 1993)"},{"key":"19_CR20","unstructured":"Amdahl, G.M.: Validity of the single processor approach to achieving large scale computing capabilities, 79\u201381 (2000)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_19","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:23Z","timestamp":1558103063000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_19"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_19","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}