{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:55:00Z","timestamp":1759146900489,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":27,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_20","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"199-208","source":"Crossref","is-referenced-by-count":2,"title":["Fast Universal Synchronizers"],"prefix":"10.1007","author":[{"given":"Rostislav","family":"Dobkin","sequence":"first","affiliation":[]},{"given":"Ran","family":"Ginosar","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"20_CR1","doi-asserted-by":"crossref","unstructured":"Semeraro, G., Albonesi, D.H., Dropsho, S.G., Magklis, G., Dwarkadas, S., Scott, M.L.: Dynamic Frequency and Voltage Control for a Multiple Clock Domain Microarchitecture. In: IEEE\/ACM Int. Symp. on Microarchitecture, pp. 356\u2013367 (2002)","DOI":"10.1109\/MICRO.2002.1176263"},{"issue":"4","key":"20_CR2","doi-asserted-by":"publisher","first-page":"391","DOI":"10.1109\/92.335008","volume":"2","author":"L.S. Nielsen","year":"1994","unstructured":"Nielsen, L.S., Niessen, C., Spars\u00f8, J., van Berkel, C.H.: Low-power Operation Using Self-timed and Adaptive Scaling of the Supply Voltage. IEEE Transactions on VLSI Systems\u00a02(4), 391\u2013397 (1994)","journal-title":"IEEE Transactions on VLSI Systems"},{"issue":"8","key":"20_CR3","first-page":"589","volume":"49","author":"W.R. Daasch","year":"2002","unstructured":"Daasch, W.R., Lim, C.H., Cai, G.: Design of VLSI CMOS Circuits Under Thermal Constraint. IEEE Transactions on VLSI Systems\u00a049(8), 589\u2013593 (2002)","journal-title":"IEEE Transactions on VLSI Systems"},{"volume-title":"Digital System, Engineering","year":"1998","key":"20_CR4","unstructured":"Dally, W.J., Poulton, J.W. (eds.): Digital System, Engineering. Cambridge University Press, Cambridge (1998)"},{"volume-title":"Synchronization Design for Digital Systems","year":"1991","key":"20_CR5","unstructured":"Meng, T.H.-Y. (ed.): Synchronization Design for Digital Systems. Kluwer Academic Publishers, Dordrecht (1991)"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Ginosar, R., Kol, R.: Adaptive Synchronization. In: ICCD, pp. 188\u2013189 (1998)","DOI":"10.1109\/ICCD.1998.727042"},{"key":"20_CR7","doi-asserted-by":"crossref","unstructured":"Semiat, Y., Ginosar, R.: Timing Measurements of Synchronization Circuits. In: ASYNC, pp. 68\u201377 (2003)","DOI":"10.1109\/ASYNC.2003.1199167"},{"key":"20_CR8","doi-asserted-by":"crossref","unstructured":"Dennison, L.R., Dally, W.J., Xanthopoulos, D.: Low-latency Plesiochronous Data Retiming. In: Advanced Research in VLSI, pp. 304\u2013315 (1995)","DOI":"10.1109\/ARVLSI.1995.515628"},{"issue":"2","key":"20_CR9","doi-asserted-by":"publisher","first-page":"171","DOI":"10.1007\/s10703-006-7843-9","volume":"28","author":"U. Frank","year":"2006","unstructured":"Frank, U., Kapschitz, T., Ginosar, R.: A Predictive Synchronizer for Periodic Clock Domains. J. Formal Methods in System Design\u00a028(2), 171\u2013186 (2006)","journal-title":"J. Formal Methods in System Design"},{"key":"20_CR10","doi-asserted-by":"crossref","unstructured":"Kessels, J., Peeters, A., Wielage, P., Kim, S.J.: Clock Synchronization through Handshake Signaling. In: ASYNC, pp. 59\u201368 (2002)","DOI":"10.1109\/ASYNC.2002.1000296"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Moore, S., Taylor, G., Mullins, R., Robinson, P.: Point to Point GALS Interconnect. In: ASYNC, pp. 69\u201375 (2002)","DOI":"10.1109\/ASYNC.2002.1000297"},{"key":"20_CR12","unstructured":"Oetiker, S., G\u00fcrkaynak, F.K., Villiger, T., Kaeslin, H., Felber, N., Fichtner, W.: Design Flow for a 3-Million Transistor GALS Test Chip. In: ACiD workshop (2003)"},{"key":"20_CR13","doi-asserted-by":"crossref","unstructured":"Villiger, T., Kaeslin, H., G\u00fcrkaynak, F.K., Oetiker, S., Fichtner, W.: Self-Timed Ring for Globally-Asynchronous Locally-Synchronous Systems. In: ASYNC, pp. 141\u2013150 (2003)","DOI":"10.1109\/ASYNC.2003.1199174"},{"key":"20_CR14","doi-asserted-by":"crossref","unstructured":"Muttersbach, J., Villiger, T., Fichtner, W.: Practical Design of Globally-Asynchronous Locally-Synchronous Systems. In: ASYNC, pp. 52\u201361 (2000)","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Yun, K.Y., Donohue, R.P.: Pausible clocking: a first step toward heterogeneous systems. In: ICCD, pp. 118\u2013123 (1996)","DOI":"10.1109\/ICCD.1996.563543"},{"issue":"4","key":"20_CR16","first-page":"482","volume":"7","author":"K.Y. Yun","year":"1999","unstructured":"Yun, K.Y., Donohue, R.P.: Pausible clocking-based heterogeneous systems. TVLSI\u00a07(4), 482\u2013488 (1999)","journal-title":"TVLSI"},{"issue":"10","key":"20_CR17","first-page":"1063","volume":"14","author":"R. Dobkin","year":"2006","unstructured":"Dobkin, R., Ginosar, R., Sotiriou, C.P.: High Rate Data Synchronization in GALS SoCs. TVLSI\u00a014(10), 1063\u20131074 (2006)","journal-title":"TVLSI"},{"issue":"5","key":"20_CR18","first-page":"573","volume":"8","author":"A.E. Sjogren","year":"2000","unstructured":"Sjogren, A.E., Myers, C.J.: Interfacing Synchronous and Asynchronous Modules within a High-Speed Pipeline. TVLSI\u00a08(5), 573\u2013583 (2000)","journal-title":"TVLSI"},{"key":"20_CR19","doi-asserted-by":"crossref","unstructured":"Mekie, J., Chakraborty, S., Sharma, D.K.: Evaluation of Pausible Clocking for Interfacing High Speed IP Cores in GALS Framework. VLSI Design, 559\u2013564 (2004)","DOI":"10.1109\/ICVD.2004.1260978"},{"key":"20_CR20","doi-asserted-by":"crossref","unstructured":"Ginosar, R.: Fourteen Ways to Fool Your Synchronizer. In: ASYNC, pp. 89\u201396 (2003)","DOI":"10.1109\/ASYNC.2003.1199169"},{"issue":"6","key":"20_CR21","doi-asserted-by":"publisher","first-page":"849","DOI":"10.1109\/4.766819","volume":"34","author":"C. Dike","year":"1999","unstructured":"Dike, C., Burton, E.: Miller and Noise Effects in a Synchronizing Flip-flop. IEEE Journal of Solid-State Circuits\u00a034(6), 849\u2013855 (1999)","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"20_CR22","unstructured":"Ginosar, R.: MTBF of Multi-synchronizer SoC, http:\/\/www.ee.technion.ac.il\/~ran\/papers\/MTBFmultiSyncSoc.pdf"},{"issue":"2","key":"20_CR23","first-page":"202","volume":"37","author":"D.J. Kinniment","year":"2002","unstructured":"Kinniment, D.J., Bystrov, A., Yakovlev, A.: Synchronization Circuit Performance. JSSC\u00a037(2), 202\u2013209 (2002)","journal-title":"JSSC"},{"key":"20_CR24","unstructured":"Chu, T.A., Leung, C.K.C., Wanuga, T.S.: A Design Methodology for Concurrent VLSI Systems. In: Proc. of ICCD, pp. 407\u2013410 (1985)"},{"key":"20_CR25","doi-asserted-by":"crossref","unstructured":"Kinniment, D.J., Yakovlev, A.: Low Latency Synchronization Through Speculation. In: PATMOS, pp. 278\u2013288 (2004)","DOI":"10.1007\/978-3-540-30205-6_30"},{"key":"20_CR26","unstructured":"Kim, S.J., Lee, J.G., Kim, K.: A Parallel Flop Synchronizer for Bridging Asynchronous Clock Domains. In: AP-ASIC, pp. 184\u2013187 (2004)"},{"key":"20_CR27","unstructured":"Synopsys Design Ware FIFO, www.synopsys.com\/products\/designware\/docs\/doc\/dwf\/datasheets\/dw_fifo_s2_sf.pdf ."}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:33Z","timestamp":1738922673000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}