{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T05:18:10Z","timestamp":1738991890144,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_21","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"209-218","source":"Crossref","is-referenced-by-count":2,"title":["A Performance-Driven Multilevel Framework for the X-Based Full-Chip Router"],"prefix":"10.1007","author":[{"given":"Tsung-Yi","family":"Ho","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"21_CR1","doi-asserted-by":"crossref","unstructured":"Batterywala, S.H., Shenoy, N., Nicholls, W., Zhou, H.: Track assignment: A desirable intermediate step between global routing and detailed routing. In: Proc.\u00a0of Int. Conf. Computer-Aided Design, pp. 59\u201366 (2002)","DOI":"10.1145\/774572.774581"},{"issue":"4","key":"21_CR2","doi-asserted-by":"publisher","first-page":"387","DOI":"10.1109\/TCAD.2003.809662","volume":"22","author":"U. Brenner","year":"2003","unstructured":"Brenner, U., Rohe, A.: An effective congestion-driven placement framework. IEEE Trans. on Computer-Aided Design\u00a022(4), 387\u2013394 (2003)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"21_CR3","doi-asserted-by":"crossref","unstructured":"Chang, C.F., Chang, Y.W.: X-Route: An X-architecture full-chip multilevel router. In: Proc.\u00a0of Int. SOC Conf., pp. 229\u2013232 (2007)","DOI":"10.1109\/SOCC.2007.4545464"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Cong, J., Xie, M., Zhang, Y.: An enhanced multilevel routing system. In: Proc.\u00a0of Int. Conf. Computer-Aided Design, pp. 51\u201358 (2002)","DOI":"10.1145\/774572.774580"},{"key":"21_CR5","doi-asserted-by":"crossref","unstructured":"Hashimoto, A., Stevens, J.: Wire routing by optimizing channel assignment within large apertures. In: Proc.\u00a0of Design Automation Conf., pp. 155\u2013169 (1971)","DOI":"10.1145\/800158.805069"},{"key":"21_CR6","doi-asserted-by":"crossref","unstructured":"Ho, T.-Y., Chang, Y.-W., Chen, S.-J., Lee, D.T.: A fast crosstalk- and performance-driven multilevel routing system. In: Proc.\u00a0of Int. Conf. Computer-Aided Design, pp. 382\u2013387 (2003)","DOI":"10.1109\/ICCAD.2003.159715"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Ho, T.-Y., Chang, Y.-W., Chen, S.-J.: Multilevel routing with antenna avoidance. In: Proc.\u00a0of Int. Symp. on Physical Design, pp. 34\u201340 (2004)","DOI":"10.1145\/981066.981074"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Ho, T.-Y., Chang, C.-F., Chang, Y.-W., Chen, S.-J.: Multilevel full-chip routing for the X-based architecture. In: Proc.\u00a0of Design Automation Conf. (2005)","DOI":"10.1145\/1065579.1065734"},{"key":"21_CR9","unstructured":"Hsieh, Y.-L., Hsieh, T.-M.: A new effective congestion model in floorplan design. In: Proc.\u00a0of Design Automation and Tesing in Europe (2004)"},{"key":"21_CR10","doi-asserted-by":"crossref","unstructured":"Lin, S.-P., Chang, Y.-W.: A novel framework for multilevel routing considering routability and performance. In: Proc.\u00a0of Int. Conf. Computer-Aided Design, pp. 44\u201350 (2002)","DOI":"10.1145\/774572.774579"},{"issue":"1","key":"21_CR11","doi-asserted-by":"publisher","first-page":"32","DOI":"10.1109\/43.974135","volume":"21","author":"J. Lou","year":"2002","unstructured":"Lou, J., Thakur, S., Krishnamoorthy, S., Sheng, H.S.: Estimating routing congestion using probabilistic analysis. IEEE Trans. on Computer-Aided Design\u00a021(1), 32\u201341 (2002)","journal-title":"IEEE Trans. on Computer-Aided Design"},{"key":"21_CR12","doi-asserted-by":"crossref","unstructured":"Stan, M.R., Hamzaoglu, F., Garrett, D.: Non-manhattan maze routing. In: Proc.\u00a0of Brazilian Symp. on Integrated Circuit Design, pp. 260\u2013265 (2004)","DOI":"10.1145\/1016568.1016637"},{"key":"21_CR13","doi-asserted-by":"crossref","unstructured":"Teig, S.: The X Architecture: not your father\u2019s diagonal wiring. In: Proc.\u00a0of System Level Interconnect Predicition, pp. 33\u201337 (2002)","DOI":"10.1145\/505348.505355"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:21Z","timestamp":1738922661000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}