{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T11:10:25Z","timestamp":1738926625301,"version":"3.37.0"},"publisher-location":"Berlin, Heidelberg","reference-count":12,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_22","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T15:58:14Z","timestamp":1233417494000},"page":"219-228","source":"Crossref","is-referenced-by-count":0,"title":["PMD: A Low-Power Code for Networks-on-Chip Based on Virtual Channels"],"prefix":"10.1007","author":[{"given":"Alberto","family":"Garc\u00eda-Ortiz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leandro S.","family":"Indrusiak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tudor","family":"Murgan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manfred","family":"Glesner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"22_CR1","doi-asserted-by":"publisher","first-page":"969","DOI":"10.1109\/43.863637","volume":"19","author":"L. Benini","year":"2000","unstructured":"Benini, L., Macii, A., Macii, E., Poncino, M., Scarsi, R.: Architectures and synthesis algorithms for power-efficient bus interfaces. IEEE Trans. on CAD\u00a019, 969\u2013980 (2000)","journal-title":"IEEE Trans. on CAD"},{"key":"22_CR2","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","volume":"50","author":"E. Bolotin","year":"2004","unstructured":"Bolotin, E., Cidon, I., Ginosar, R., Kolodny, A.: QNoC: QoS architecture and design process for network on chip. Journal of Systems Architecture, special issue on Network on Chip\u00a050, 105\u2013128 (2004)","journal-title":"Journal of Systems Architecture, special issue on Network on Chip"},{"key":"22_CR3","first-page":"418","volume-title":"DATE 2002: Proc. of the conf. on Design, automation and test in Europe","author":"G. Micheli de","year":"2002","unstructured":"de Micheli, G., Benini, L.: Networks on chip: A new paradigm for systems on chip design. In: DATE 2002: Proc. of the conf. on Design, automation and test in Europe, p. 418. IEEE Computer Society, Washington (2002)"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Kavaldjiev, N.K., Smit, G.J.M., Jansen, P.G.: A virtual channel router for on-chip networks. In: IEEE Int. SOC Conf., Santa Clara, California, pp. 289\u2013293 (September 2004)","DOI":"10.1109\/SOCC.2004.1362438"},{"key":"22_CR5","unstructured":"Poplavko, P., de With, P.H.N., Pastrnak, M., van Meerbergen, J.: Hierarchical QoS concept for multiprocessor system-on-chip. In: Workshop on Resource Management for Media Processing in Networked Embedded Systems, pp. 139\u2013142 (2005)"},{"key":"22_CR6","doi-asserted-by":"crossref","unstructured":"Marescaux, T., Bartic, A., Verkest, D., Vernalde, S., Lauwereins, R.: Interconnection networks enable fine-grain dynamic multi-tasking on FPGAs. In: Field-Programmable Logic and Applications (FPL), Montpellier (September 2002)","DOI":"10.1007\/3-540-46117-5_82"},{"key":"22_CR7","doi-asserted-by":"crossref","unstructured":"Mullins, R.: Minimising dynamic power consumption in on-chip networks. In: Proceedings of the Intl. Symp. on System-on-Chip, Tampere, Finland (November 2006)","DOI":"10.1109\/ISSOC.2006.321982"},{"key":"22_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1007\/11847083_17","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"T. Murgan","year":"2006","unstructured":"Murgan, T., Bacinschi, P., Garc\u00eda-Ortiz, A., Glesner, M.: Partial Bus-Invert Bus Encoding Schemes for Low-Power DSP Systems Considering Inter-Wire Capacitance. In: Vounckx, J., Az\u00e9mard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol.\u00a04148, pp. 169\u2013180. Springer, Heidelberg (2006)"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Palma, J.C., Reis, R., Indrusiak, L.S.: Alberto Garc\u00eda-Ortiz, M. Glesner, and F. Moraes. Evaluating the Impact of Data Encoding Techniques on the Power Consumption in Networks-on-Chip. In: IEEE Computer Society Annual Symp. on VLSI, pp. 426\u2013427 (March 2006)","DOI":"10.1109\/ISVLSI.2006.42"},{"key":"22_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1007\/11847083_59","volume-title":"Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation","author":"J.C. Palma","year":"2006","unstructured":"Palma, J.C., Indrusiak, L.S., Moraes, F., Garc\u00eda-Ortiz, A., Glesner, M., Reis, R.: Adaptive Coding in Networks-on-Chip: Transition Activity Reduction Versus Power Overhead of the Codec Circuitry. In: Vounckx, J., Az\u00e9mard, N., Maurine, P. (eds.) PATMOS 2006. LNCS, vol.\u00a04148, pp. 603\u2013613. Springer, Heidelberg (2006)"},{"key":"22_CR11","doi-asserted-by":"publisher","first-page":"212","DOI":"10.1109\/92.766748","volume":"7","author":"S. Ramprasad","year":"1999","unstructured":"Ramprasad, S., Shanbhag, N., Hajj, I.: A coding framework for low-power address and data buses. IEEE Trans. on VLSI Systems\u00a07, 212\u2013221 (1999)","journal-title":"IEEE Trans. on VLSI Systems"},{"key":"22_CR12","doi-asserted-by":"publisher","first-page":"103","DOI":"10.1145\/1278480.1278506","volume-title":"DAC 2007: Procs. of the 44th annual conference on Design automation","author":"J. Seomun","year":"2007","unstructured":"Seomun, J., Kim, J., Shin, Y.: Skewed flip-flop transformation for minimizing leakage in sequential circuits. In: DAC 2007: Procs. of the 44th annual conference on Design automation, pp. 103\u2013106. ACM, New York (2007)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,7]],"date-time":"2025-02-07T10:04:27Z","timestamp":1738922667000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}