{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T08:20:56Z","timestamp":1725524456889},"publisher-location":"Berlin, Heidelberg","reference-count":13,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_24","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"237-246","source":"Crossref","is-referenced-by-count":0,"title":["A Comparison between Two Logic Synthesis Forms from Digital Switching Noise Viewpoint"],"prefix":"10.1007","author":[{"given":"Giorgio","family":"Boselli","sequence":"first","affiliation":[]},{"given":"Valentina","family":"Ciriani","sequence":"additional","affiliation":[]},{"given":"Valentino","family":"Liberali","sequence":"additional","affiliation":[]},{"given":"Gabriella","family":"Trucco","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"volume-title":"Substrate Noise Coupling in Mixed-Signal ASICs","year":"2003","key":"24_CR1","unstructured":"Donnay, S., Gielen, G. (eds.): Substrate Noise Coupling in Mixed-Signal ASICs. Kluwer Academic Publishers, Boston (2003)"},{"key":"24_CR2","volume-title":"Logic Synthesis and Verification Algorithms","author":"G. Hachtel","year":"1996","unstructured":"Hachtel, G., Somenzi, F.: Logic Synthesis and Verification Algorithms. Kluwer Academy Publishers, Dordrecht (1996)"},{"key":"24_CR3","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1145\/157485.165069","volume":"1","author":"P. McGeer","year":"1993","unstructured":"McGeer, P., Sanghavi, J., Brayton, R., Sangiovanni-Vincentelli, A.: Espresso-Signature: A New Exact Minimizer for Logic Functions. IEEE Trans. VLSI Systems\u00a01, 432\u2013440 (1993)","journal-title":"IEEE Trans. VLSI Systems"},{"key":"24_CR4","unstructured":"Dubrova, E., Miller, D., Muzio, J.: AOXMIN-MV: A Heuristic Algorithm for AND-OR-XOR Minimization. In: 4th Int. Workshop on the Applications of the Reed Muller Expansion in circuit Design, pp. 37\u201354 (1999)"},{"key":"24_CR5","doi-asserted-by":"publisher","first-page":"1166","DOI":"10.1109\/TCAD.2003.816216","volume":"22","author":"D. Debnath","year":"2003","unstructured":"Debnath, D., Vranesic, Z.: A Fast Algorithm for OR-AND-OR Synthesis. IEEE Trans. Computer-Aided Design of Integr. Circ. and Syst.\u00a022, 1166\u20131176 (2003)","journal-title":"IEEE Trans. Computer-Aided Design of Integr. Circ. and Syst."},{"key":"24_CR6","doi-asserted-by":"publisher","first-page":"296","DOI":"10.1109\/12.754996","volume":"48","author":"F. Luccio","year":"1999","unstructured":"Luccio, F., Pagli, L.: On a New Boolean Function with Applications. IEEE Trans. Computers\u00a048, 296\u2013310 (1999)","journal-title":"IEEE Trans. Computers"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Bernasconi, A., Ciriani, V., Drechsler, R., Villa, T.: Logic Minimization and Testability of 2-SPP Networks. IEEE Trans. Computer-Aided Design of Integr. Circ. and Syst.\u00a027 (2008)","DOI":"10.1109\/TCAD.2008.923072"},{"key":"24_CR8","unstructured":"Ishikawa, R., Hirayama, T., Koda, G., Shimizu, K.: New Three-Level Boolean Expression Based on EXOR Gates. In: IEICE Transactions on Information and Systems, pp. 1214\u20131222 (2004)"},{"key":"24_CR9","unstructured":"Sasao, T.: On the Complexity of Three-Level Logic Circuits. In: Int. Workshop on Logic Synthesis (1989)"},{"key":"24_CR10","doi-asserted-by":"publisher","first-page":"1310","DOI":"10.1109\/TCAD.2003.818121","volume":"22","author":"V. Ciriani","year":"2003","unstructured":"Ciriani, V.: Synthesis of SPP Three-Level Logic Networks using Affine Spaces. IEEE Trans. Computer-Aided Design of Integr. Circ. and Syst.\u00a022, 1310\u20131323 (2003)","journal-title":"IEEE Trans. Computer-Aided Design of Integr. Circ. and Syst."},{"key":"24_CR11","doi-asserted-by":"crossref","unstructured":"Boselli, G., Trucco, G., Liberali, V.: A Stochastic Model of Digital Switching Noise. In: SPIE, vol. 6590 (2007)","DOI":"10.1117\/12.722082"},{"key":"24_CR12","volume-title":"Probability, Random Variables and Stochastic Processes","author":"A. Papoulis","year":"2002","unstructured":"Papoulis, A., Pillai, S.U.: Probability, Random Variables and Stochastic Processes, 4th edn. McGraw-Hill, New York (2002)","edition":"4"},{"key":"24_CR13","unstructured":"Yang, S.: Logic synthesis and optimization benchmarks user guide version 3.0. User guide, Microelectronic Center (1991)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:24:05Z","timestamp":1558103045000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}