{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:47:21Z","timestamp":1759146441177},"publisher-location":"Berlin, Heidelberg","reference-count":17,"publisher":"Springer Berlin Heidelberg","isbn-type":[{"type":"print","value":"9783540959472"},{"type":"electronic","value":"9783540959489"}],"license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009]]},"DOI":"10.1007\/978-3-540-95948-9_27","type":"book-chapter","created":{"date-parts":[[2009,1,31]],"date-time":"2009-01-31T10:58:14Z","timestamp":1233399494000},"page":"268-276","source":"Crossref","is-referenced-by-count":4,"title":["Energy Efficiency of Power-Gating in Low-Power Clocked Storage Elements"],"prefix":"10.1007","author":[{"given":"Christophe","family":"Giacomotto","sequence":"first","affiliation":[]},{"given":"Mandeep","family":"Singh","sequence":"additional","affiliation":[]},{"given":"Milena","family":"Vratonjic","sequence":"additional","affiliation":[]},{"given":"Vojin G.","family":"Oklobdzija","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"27_CR1","doi-asserted-by":"crossref","unstructured":"Oklobdzija, V.G., Stojanovic, V.M., Markovic, D.M., Nedovic, N.M.: Digital System Clocking: High-Performance and Low-Power Aspects, 1st edn. Wiley IEEE-press (2003)","DOI":"10.1002\/0471723703"},{"key":"27_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-34047-0","volume-title":"High-Performance Energy-Efficient Microprocessor Design (Series on Integrated Circuits and Systems)","author":"V.G. Oklobdzija","year":"2006","unstructured":"Oklobdzija, V.G., Krishnamurthy, R.K.: High-Performance Energy-Efficient Microprocessor Design (Series on Integrated Circuits and Systems), 1st edn. Springer, Heidelberg (2006)","edition":"1"},{"key":"27_CR3","first-page":"536","volume":"34","author":"V. Stojanovic","year":"1999","unstructured":"Stojanovic, V., Oklobdzija, V.: Comparative Analysis of Master-Slave Latches and Flip-Flops for High-Performance and Low-Power Systems. IEEE JSSC\u00a034, 536\u2013548 (1999)","journal-title":"IEEE JSSC"},{"issue":"4","key":"27_CR4","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/40.782564","volume":"19","author":"S. Borkar","year":"1999","unstructured":"Borkar, S.: Design Challenges of Technology Scaling. IEEE Micro\u00a019(4), 23\u201329 (1999)","journal-title":"IEEE Micro"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Bernstein, K., Chuang, C.T., Joshi, R., Puri, R.: Design and CAD Challenges in Sub-90nm CMOS Technologies. In: ICCAD, pp. 129\u2013136 (2003)","DOI":"10.1109\/ICCAD.2003.159681"},{"key":"27_CR6","unstructured":"Kao, J., Chandrakasan, A.P.: MTCMOS Sequential Circuits. In: IEEE European Sold-State Circuits Conference (ESSCIRC), pp. 317\u2013320 (2001)"},{"issue":"5","key":"27_CR7","first-page":"818","volume":"39","author":"B.H. Calhoun","year":"2004","unstructured":"Calhoun, B.H., Honore, F.A., Chandrakasan, A.P.: A Leakage Reduction Methodology for Distributed MTCMOS. IEEE JSSC\u00a039(5), 818\u2013826 (2004)","journal-title":"IEEE JSSC"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Powell, M., Yang, S., Falsafi, B., Roy, K., Vijaykumar, T.: Gated-Vdd: A Circuit Technique to Reduce Leakage in Deep-Submicron Cache Memories. In: IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp. 90\u201395 (2000)","DOI":"10.1145\/344166.344526"},{"issue":"6","key":"27_CR9","first-page":"861","volume":"32","author":"S. Shigematsu","year":"1997","unstructured":"Shigematsu, S., Mutoh, S., Matsuya, Y., Tanabe, Y., Yamada, J.: A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits. IEEE JSSC\u00a032(6), 861\u2013869 (1997)","journal-title":"IEEE JSSC"},{"issue":"9","key":"27_CR10","first-page":"1504","volume":"39","author":"B.H. Calhoun","year":"2004","unstructured":"Calhoun, B.H., Chandrakasan, A.P.: Standby Power Reduction Using Dynamic Voltage Scaling and Canary Flip-Flop Structures. IEEE JSSC\u00a039(9), 1504\u20131511 (2004)","journal-title":"IEEE JSSC"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Heo, S., Barr, K., Asanovic, K.: Reducing Power Density through Activity Migration. In: ISLPED (2003)","DOI":"10.1145\/871506.871561"},{"issue":"12","key":"27_CR12","first-page":"1440","volume":"29","author":"G. Gerosa","year":"1994","unstructured":"Gerosa, G., et al.: A 2.2W, 80MHz Superscalar RISC Microprocessor. IEEE JSSC\u00a029(12), 1440\u20131454 (1994)","journal-title":"IEEE JSSC"},{"key":"27_CR13","unstructured":"Markovic, D., Tschanz, J.: Transmission-Gate Based Flip-Flop, US Patent 6,642, 765, Issued (November 2003)"},{"issue":"6","key":"27_CR14","first-page":"1392","volume":"42","author":"C. Giacomotto","year":"2007","unstructured":"Giacomotto, C., Nedovic, N., Oklobdzija, V.G.: The Effect of the System Specification on the Optimal Selection of Clocked Storage Elements. IEEE JSSC\u00a042(6), 1392\u20131404 (2007)","journal-title":"IEEE JSSC"},{"key":"27_CR15","doi-asserted-by":"crossref","unstructured":"Nedovic, N., Aleksic, M., Oklobdzija, V.G.: Conditional Techniques for Low Power Consumption Flip-Flops. In: 8th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 803\u2013803 (2001)","DOI":"10.1109\/ICECS.2001.957596"},{"key":"27_CR16","doi-asserted-by":"crossref","unstructured":"Nedovic, N., Aleksic, M., Oklobdzija, V.G.: Conditional Pre-Charge Techniques for Power-Efficient Dual-Edge Clocking. In: IEEE International Symposium on Low-Power Electronics and Design (ISLPED), pp. 56\u201359 (2002)","DOI":"10.1109\/LPE.2002.146709"},{"key":"27_CR17","unstructured":"U.C.B.D. Group. BSIM4.2.1 MOSFET Model: User\u2019s Manual. Dept. of EECS, Univ. of California, Berkeley, CA 94720, USA (2002)"}],"container-title":["Lecture Notes in Computer Science","Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-540-95948-9_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,17]],"date-time":"2019-05-17T14:23:58Z","timestamp":1558103038000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-540-95948-9_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"ISBN":["9783540959472","9783540959489"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-540-95948-9_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2009]]}}}